Senior/Staff Engineer, Physical Design(Clocking)
3 weeks ago
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.We’re looking for an experienced engineer to lead the clock design efforts across our IP, CPU, and SoC teams. In this role, you’ll define clocking strategies that balance tight timing, power, and area goals—while working side by side with RTL, PD, and power engineers to build robust, high-performance systems. This role is onsite, based out of Bangalore. We welcome candidates with 6+ years of experience for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.Who You Are: You have a strong background in clock tree synthesis and clock network design. You’re comfortable working with timing, CDC, and low-power design techniques. You’ve worked on advanced technology nodes (5nm or below) and know how they shape design choices. You enjoy writing scripts to automate tasks and improve engineering workflows. What We Need: Someone who can own the end-to-end clock architecture across complex SoCs. The ability to collaborate with RTL, physical design, and power teams to get the job done. Experience with tools like Synopsys FC, ICC2, and scripting in Python, Perl, or Tcl. A problem-solver who thrives on making things more efficient and robust. What You Will Learn: How to architect clocking strategies that scale across IP, CPU, and SoC designs. Techniques to reduce power and jitter while meeting aggressive PPA targets. Ways to improve flows and reduce manual effort through smart automation. How to navigate and solve challenges specific to cutting-edge technology nodes.
-
Senior Physical Design Architects
2 weeks ago
New Delhi, India Eximietas Design Full timeHi All,Eximietas Hiring Senior Physical Design Architects Experience: 8 Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.About the job Qualification Required: Typically requires a minimum of8+ years of experience in Physical Designwith mainstream P&R tools Bachelors OR Masters Degree...
-
Senior Physical Design Engineer
1 week ago
Delhi, India Eximietas Design Full timeHi All,Eximietas Hiring Senior Physical Design Leads/Managers.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.About the jobQualification Required:Typically requires a minimum of10+ years of experience in Physical Designwith mainstream P&R toolsBachelors OR Masters Degree...
-
Senior Physical Design Engineer
5 days ago
New Delhi, India ACL Digital Full timeTechnical Requirements Excellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team. In-depth knowledge of floor planning, power planning, PNR and signoff checks Strong experience in static timing analysis (STA), timing closure, and signal integrity. Expertise in power...
-
Senior Physical Design Architects
1 week ago
Delhi, India Eximietas Design Full timeHi All,Eximietas Hiring Senior Physical Design ArchitectsExperience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.About the jobQualification Required:Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R toolsBachelors OR Masters Degree...
-
Senior Physical Design Architects
1 week ago
Delhi, India Eximietas Design Full timeHi All,Eximietas Hiring Senior Physical Design ArchitectsExperience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.About the jobQualification Required:Typically requires a minimum of10+ years of experience in Physical Designwith mainstream P&R toolsBachelors OR Masters Degree...
-
Physical Design Engineer
3 weeks ago
New Delhi, India NXP Semiconductors Full timeWe are seeking a skilled and enthusiastic Digital Physical Design Engineer (G2) to contribute to the physical implementation of complex digital integrated circuits. This role involves working on various stages of the physical design flow, from synthesis to tape-out, ensuring performance, power, and area targets are met.Job Responsibilities* Execute physical...
-
Senior Physical Design Engineer
3 weeks ago
New Delhi, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida and AhmedabadExperience Required: 5+ROLE & RESPONSIBILITIES- Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal integrity,...
-
Senior Physical Design Engineer
2 weeks ago
New Delhi, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida and Ahmedabad Experience Required: 5+ROLE & RESPONSIBILITIES Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal integrity,...
-
Physical Design Engineer
2 weeks ago
New Delhi, India LeadSoc Technologies Pvt Ltd Full timePhysical Design EngineerJob SummaryThe Physical Design Engineer will be responsible for the full-chip and/or block-level physical implementation of complex digital, mixed-signal, or RF integrated circuits from RTL to GDSII (the final manufacturing data). This role requires expertise in design methodologies to achieve optimal performance, power, and area...
-
Principal/Staff SerDes Design Engineer
1 week ago
New Delhi, India Best NanoTech Full timeTitle-Principal/Staff SerDes Design Engineer Exp-10+ Loc-BangaloreJob Summary Seeking an experienced SerDes Design Engineer to develop next-generation high-performance wireline transceivers in advanced nodes. The role involves designing high-speed AMS circuits for SerDes PHY (TX, RX, CDR, PLL, biasing, clocking) with industry-leading power, performance, and...
