STA/Synthesis Engineer
3 hours ago
Location- Bangalore/ Noida/ Hyderabad
- 4+ years experience in STA/Synthesis
- Hand-on Experience and Comprehensive knowledge of Synthesis and Static Timing Analysis.
- Synthesis Quality with FE Inputs, LEC environment, UPF Cleanup, Generic Partition level UPF ? and VCLP Signoff.
- USER mode SDC (will have generic dft constraints), Generic DFT SDC, GCA, Flat Timing convergence, Timing Signoff, Merging Modes
- Hands-on experience on Logical aware Synthesis, Logical Equivalence check and Static Timing analysis.
- Knowledge on the Timing closure on Sub system level & Block level and Chip level.
- Knowledge on Writing Manual ECO’s to fix timing violations and DRC’s.
- Knowledge on constraint development.
- Good Knowledge of TCL scripting and UNIX env.
- Leading the team 4 to 5 team members by guiding and mentoring on the STA /Synthesis.
- Prelayout timing analysis and report out Post layout timing analysis for placement, CTS & PRO Clock gating checks and timing closure ECOs and final tapaout timing closure skills across corners and modes Must work RTL design team, PD team and HMs team for overall timing closure for SoC
-
Senior Physical Design Engineer
3 hours ago
Greater Bengaluru Area, IN ACL Digital Full timeACL Digital is hiring for PD and STA Engineers for Bangalore and Location.3+years of experience in Physical Design.Must have exp into floorplanning, STA blocks (2 blocks each) from synthesis, PnR, Timing and PV closure.Notice period- Immediate to 30 days
-
Senior Physical Design Engineer
3 hours ago
Greater Bengaluru Area, IN Eteros Technologies Full timeSummaryWork on physical implementation of state-of-the-art SOCs at cutting edge FinFET technology nodes for various customers.This position is for a senior-level physical design engineer who will work onPhysical implementation of a complex SOC – Synthesis, Floorplan, P&R, Sign-offWork hands-on to solve critical design and execution issues related to...
-
Physical Design Engineer
3 hours ago
Greater Bengaluru Area, IN Mirafra Technologies Full timePhysical Design Engineer (Cadence Innovus) – Bangalore Experience: 3+ Years | Notice Period: Immediate to 30 DaysJob Description: Hiring Physical Design Engineers with hands-on experience in Cadence Innovus and low-power design implementation for end-to-end ASIC flow.Key Skills:Floorplanning, Placement, CTS, Routing, Timing ClosureDRC/LVS, Power & IR Drop...
-
DFT Engineer
3 hours ago
Greater Bengaluru Area, IN Mirafra Technologies Full timeHi Folks,Greetings from Mirafra Technologies! We are looking for Senior DFT Engineers with strong expertise in ASIC/SOC DFT implementation. Experience: 7+ Years Notice Period: 0–30 Days (Immediate Joiners Preferred) Location: Noida / BangaloreKey Skills:DFT Architecture, Scan Insertion, ATPG, MBIST, LBISTExperience with Synopsys / Tessent / Mentor DFT...
-
Functional Verification Engineer
3 hours ago
Greater Hyderabad Area, IN Luxoft Full timeWhy Luxoft?Work–Life Balance with flexible work hours (agreed with your manager).Multiple working modes: Physical, Flexible, Virtual, and Onsite.Cab facilities for employees.Free gym access + free sports equipment and sports zones.Corporate sports events and well-being programs.LuxGood activities: motivational talks, games, wellness content, community...
-
Synthesis (STA) Engineer
6 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring : Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners PreferredLocation: Bangalore, IndiaExperience: 5-10 yearsNotice period: Immediate#Key_Requirements :Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus.Develop and validate timing constraints (SDC) for...
-
Synthesis (STA) Engineer
5 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring: Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners PreferredLocation: Bangalore, IndiaExperience: 5-10 yearsNotice period: Immediate#Key_Requirements:Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus.Develop and validate timing constraints (SDC) for complex...
-
Synthesis (STA) Engineer
6 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring: Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners PreferredLocation: Bangalore, IndiaExperience: 5-10 yearsNotice period: Immediate#Key_Requirements:Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus.Develop and validate timing constraints (SDC) for complex...
-
Synthesis (STA) Engineer
6 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring: Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners PreferredLocation: Bangalore, IndiaExperience: 5-10 yearsNotice period: Immediate#Key_Requirements:Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus.Develop and validate timing constraints (SDC) for complex...
-
Synthesis (STA) Engineer
6 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring: Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners PreferredLocation: Bangalore, IndiaExperience: 5-10 yearsNotice period: Immediate#Key_Requirements:Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus.Develop and validate timing constraints (SDC) for complex...
-
Synthesis (STA) Engineer
6 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring: Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners PreferredLocation: Bangalore, IndiaExperience: 5-10 yearsNotice period: Immediate#Key_Requirements:- Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus.- Develop and validate timing constraints (SDC) for complex...
-
Synthesis (STA) Engineer
5 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring: Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners PreferredLocation: Bangalore, IndiaExperience: 5-10 yearsNotice period: Immediate#Key_Requirements:- Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus.- Develop and validate timing constraints (SDC) for complex...
-
Synthesis (STA) Engineer
6 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor #Hiring : Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners Preferred Location: Bangalore, India Experience: 5-10 years Notice period: Immediate #Key_Requirements : Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus. Develop and validate timing constraints (SDC) for...
-
Synthesis (STA) Engineer
5 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor #Hiring: Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners Preferred Location: Bangalore, India Experience: 5-10 years Notice period: Immediate #Key_Requirements: - Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus. - Develop and validate timing constraints (SDC) for...
-
Synthesis (STA) Engineer
5 days ago
Bengaluru, India Canvendor Full time#Urgent_Opening_for_Canvendor #Hiring : Synthesis Engineer (5-10 years) | Bangalore| Immediate Joiners Preferred Location: Bangalore, India Experience: 5-10 years Notice period: Immediate #Key_Requirements : Perform RTL synthesis using tools like Synopsys Design Compiler, Fusion Compiler, or Cadence Genus. Develop and validate timing constraints (SDC) for...