Functional Verification Engineer

4 hours ago


Greater Hyderabad Area, IN Luxoft Full time

Why Luxoft?


  • Work–Life Balance with flexible work hours (agreed with your manager).
  • Multiple working modes: Physical, Flexible, Virtual, and Onsite.
  • Cab facilities for employees.
  • Free gym access + free sports equipment and sports zones.
  • Corporate sports events and well-being programs.
  • LuxGood activities: motivational talks, games, wellness content, community events.
  • Employee Assistance Program: counselling, self-help tools, chats, assessments.
  • Bike parking available at all locations.
  • Meal/Food coupon card with tax benefits.
  • Attractive shopping discounts with 110,000+ partners.


Leave Benefits

  • 25 annual leave days + 12 public holidays.
  • Sick leave: 13 days/year.
  • Marriage leave: 5 days.
  • Compassionate leave: 5 days.
  • Maternity leave: 6 months.
  • Paternity leave: 5 days.
  • Medical leave: up to 60 days/year.


Insurance & Support

  • Comprehensive medical insurance for employee, spouse, children, and parents.
  • Top-up insurance options available.
  • Klay crèche facility for female employees with childcare support.


Financial Benefits

  • Cash advance program for emergencies (0% interest).
  • NPS & Voluntary Provident Fund for long-term savings.
  • Company car lease scheme (after 12 months).


About the project:

We are seeking an experienced Functional Verification Engineer with strong expertise in System Verilog/UVM to develop and maintain verification environments for block-level and IP-level designs. The ideal candidate will be proactive, self-driven, and capable of managing deliverables independently.


Responsibilities:

- Develop and maintain block-level verification environments and testbenches using SystemVerilog/UVM.

- Create and execute verification plans (VPlans), run regressions, and drive coverage closure.

- Implement and verify designs using real number modeling (RNM) for mixed-signal interfaces.

- Perform netlist and gate-level simulations (GLS) to validate post-synthesis and post-layout functionality.

- Debug functional and testbench issues, ensuring high-quality, reusable verification components.


Skills Description:

* 5-10y exp

* Develop and maintain block-level testbenches using System Verilog/UVM.

* Create and execute verification plans (Vplan), run regressions, and achieve coverage closure.

* Work on testbenches with real number modeling.

* Perform netlist and gate-level simulations.

* Hands-on coding in SystemVerilog/UVM.


Nice-to-have skills:

* Experience with block/IP-level verification; subsystem or SoC-level experience is a plus.

* Soft Skills: Strong communication, ability to work independently and meet schedules.


Languages:

English: C2 Proficient


Luxoft is committed to fostering a diverse and inclusive workplace.

We show fairness to all throughout our talent acquisition and management process.



  • Greater Bengaluru Area, IN Baya Systems Full time

    Job Title: Senior Hardware Verification Engineer Location: Bangalore, IndiaAbout the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our...

  • Verification Lead

    4 hours ago


    Greater Bengaluru Area, IN ACL Digital Full time

    Role: Lead Verification EngineerExperience : 8+ yearsLocation : BangaloreResponsibilities:Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic.Integrate and verify IPs like AXI4,...


  • Greater Hyderabad Area, IN Luxoft Full time

    Why Luxoft?Work–Life Balance with flexible work hours (agreed with your manager).Multiple working modes: Physical, Flexible, Virtual, and Onsite.Cab facilities for employees.Free gym access + free sports equipment and sports zones.Corporate sports events and well-being programs.LuxGood activities: motivational talks, games, wellness content, community...


  • Greater Bengaluru Area, IN Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification EngineerExperience: 7+ YearsLocations: Bangalore / Ahmedabad / Pune / HyderabadKey Skills:Proven experience in Design Verification using SystemVerilog and UVMStrong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB, NVMe,...


  • Greater Bengaluru Area, IN ACL Digital Full time

    Job description:Experience: 4 - 8 YearsLocation : Bangalore / HyderabadUVM, SV and Debugging Skills· Strong understanding of design verification methodologies (UVM, SV, etc.) .· Experience with industry-standard protocols (AXI or DDR or PCIe, etc.).· Familiarity with ASIC and SoC design flows .· Proficiency in scripting languages.· Experience with...


  • Greater Bengaluru Area, IN Eximietas Design Full time

    · 6+ years of experience in ASIC/SOC/IP Verification using SystemVerilog and UVM/OVM methodologies.· Hands-on in testbench development, coverage closure, and debugging using VCS/Xcelium/Questa.· Strong in protocol verification — DDR, PCIe, USB, SATA, MIPI, Ethernet.· Exposure to CPU-based SoC Verification, including ARM/RISC-V environments and cache...


  • Greater Bengaluru Area, IN ACL Digital Full time

    Memory Layout EngineerLocation: BengaluruExperience Required: 3+ YearsEmployment Type: Full-TimeJob Summary:We are seeking an experienced and detail-oriented Memory Layout Engineer with 3+ years of hands-on experience in custom layout design and verification of memory IPs (SRAM, ROM, CAM, etc.). The ideal candidate will have a strong background in advanced...


  • Greater Bengaluru Area, IN Best Infosystems Ltd. Full time

    Microarchitect And Rtl Design Engineer_Full-Time_Bangalore(Hybrid)Job Title: Microarchitect And Rtl Design EngineerJob Type: Full-TimeLocation: Bangalore (Hybrid)Experience: 8+ years Job Description:About the role:We are seeking a seasoned Microarchitect and RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate...


  • Greater Bengaluru Area, IN ACL Digital Full time

    Senior/Principal Memory Design EngineerLocation: Bangalore, IndiaExperience: 10+ YearsAbout ACL DigitalACL Digital, part of the ALTEN Group, is a next-generation product engineering and semiconductor services company with global presence across 30+ countries. We specialize in ASIC/SoC design, memory IP, verification, embedded systems, automotive, 5G, AI/ML,...

  • Emulation Engineer

    4 hours ago


    Greater Bengaluru Area, IN Eximietas Design Full time

    Hands-on experience in SoC-level FPGA prototyping, design, and verification.Execute FPGA Bring up on industry-standard FPGA Prototyping systems like Synopsys HAPSStrong knowledge of emulation platforms like Cadence Palladium, Synopsys ZeBu, or Mentor Veloce.Expertise in ASIC-to-FPGA / Emulation— clocking, resets, and memory model integration IO Modeling...