DFT (Design-For-Testability) Engineer
1 week ago
Position Summary:
DFT (Design-For-Testability) Engineer
Experience: 10–15 Years
Location: Bangalore
About the Role:
We are seeking an experienced DFT Engineer to join our ASIC/SoC design team. You will be responsible for developing DFT architectures, integrating test logic, enabling high fault coverage, and supporting silicon bring-up to ensure robust manufacturability and yield.
Key Responsibilities:
Develop and implement DFT strategies: scan insertion, ATPG, BIST, boundary scan, JTAG.
Work closely with RTL, verification, physical design, and layout teams to integrate test features with minimal area/performance impact.
Build test plans, test infrastructures, and test patterns; perform automated test generation, fault coverage analysis, and debug test issues.
Support silicon bring-up, analyze test results, and drive design improvements for yield and reliability.
Perform DFT/DFM analysis and ensure compliance with manufacturing constraints.
Maintain documentation for DFT architecture, flows, scripts, and mentor junior engineers where required.
Required Qualifications:
Bachelor’s or Master’s degree in Electrical/Electronics/Computer Engineering or related field.
5–15 years of experience in DFT / ASIC / SoC test design & infrastructure roles.
Strong understanding of digital design, RTL, and SoC design flows.
Hands-on expertise with DFT methodologies/tools: scan insertion, BIST, ATPG, boundary scan, JTAG, and industry EDA tools.
Proficiency in Verilog/SystemVerilog and scripting languages (Python/Perl/TCL).
Excellent debug, analytical, and problem-solving skills.
General Expectations:
Strong communication and cross-functional collaboration skills.
Ability to work in a fast-paced environment and deliver on tight timelines.
Self-starter with a track record across multiple tape-outs or silicon bring-ups.
Preferred: experience in automotive, data center, storage, multimedia, or communication domains.
-
DFT Engineer
3 weeks ago
Bengaluru, Karnataka, India, Karnataka L&T Semiconductor Technologies Full timePurpose of the Role:The Design for Testability (DFT) engineering organization at L&T Semiconductor Technologies (LTSCT) pioneers innovative methods and technologies in the areas of DFT architecture, verification, and post-silicon bring-up of state-of-the-art semiconductor chips, such as System on a Chip (SoCs), developed using the latest semiconductor...
-
DFT Engineer
2 weeks ago
Bengaluru, Karnataka, India, Karnataka Best NanoTech Full timeWe are seeking an experienced DFT Engineer to join our ASIC/SoC design team. Thecandidate will be responsible for planning, implementing, and validating Design-for-Teststrategies to ensure optimal testability and quality of semiconductor designs. Key Responsibilities:• Design, implement, and verify DFT methodologies including Scan Insertion,MBIST, LBIST,...
-
Senior DFT Engineer
3 weeks ago
Bengaluru, Karnataka, India, Karnataka L&T Semiconductor Technologies Full timePurpose:The Design for Testability (DFT) engineering organization at L&T Semiconductor Technologies (LTSCT) pioneers innovative methods and technologies in the areas of DFT architecture, verification, and post-silicon bring-up of state-of-the-art semiconductor chips, such as System on a Chip (SoCs), developed using the latest semiconductor technology...
-
DFT Engineer
3 weeks ago
Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full timeDFT Engineer | 6-12 years| Bangalore ResponsibilitiesWill be responsible for Designing and Implementing DFT techniques.Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability.Test Modes implementation and verification, scan...
-
DFT Engineer
2 weeks ago
Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full timeRole: Senior/Lead DFT EngineerExperience : 8 to 12 YearsLocation: BengaluruJob Description:Will be responsible for Designing and Implementing DFT techniques.Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability.Test Modes...
-
Design for Testability Engineer, SSG
3 days ago
Bengaluru, Karnataka, India Amazon Full timeDescriptionThe team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and...
-
Senior DFT Engineer
3 weeks ago
Bengaluru, Karnataka, India, Karnataka Eximietas Design Full timeHi All,Greetings from Eximietas!Position: Senior DFT Engineers/Leads/Architects.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain...
-
Senior DFT Engineer
2 weeks ago
Bengaluru, Karnataka, India, Karnataka Eximietas Design Full timeHi All,Greetings from Eximietas!Position: Senior DFT Engineers/Leads/Architects.Experience: 5-20 Years.Locations:Bengaluru, IndiaVisakhapatnam, IndiaSan Jose (Bay Area), USAAustin, USAEligibility (US Roles): Valid H1B or candidates already in the U.S.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate...
-
Senior DFT Engineer
13 hours ago
Bengaluru, Karnataka, India, Karnataka Eximietas Design Full timeHi All,Greetings from Eximietas!Position: Senior DFT Engineers/Leads/Architects.Experience: 5-20 Years.Locations:Bengaluru, IndiaSan Jose (Bay Area), USAAustin, USAEligibility (US Roles): Valid H1B or candidates already in the U.S.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and...
-
Principal DFT Design Engineer
2 weeks ago
Bengaluru, Karnataka, India, Karnataka Cadence System Design and Analysis Full timeExperience: 5- 12 yearsLocation - Bangalore/PuneResponsibilities:· Complete DFT ownership of projects including:Test architecture definition.Identifying and implementing RTL changes for DFT.Performing scan insertion, LEC checks, low power CLP checks.Developing timing constraints for test mode timing closure.Scan and ATPG for different fault models.Boundary...
