
NOC/IP-Design Verification Lead Engineer
4 weeks ago
Exp: 8+ Years
Location: Bangalore
JD:
Key Responsibilities:
· Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.
· Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic.
· Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and UCIe connected via NoC.
· Model and validate credit-based flow control, packet routing, QoS, and virtual channel behavior.
· Perform assertion-based verification (SVA/DVL) for protocol compliance and corner cases.
· Debug complex interactions at simulation or emulation level, including deadlocks, congestion, or ordering violations.
· Work closely with architects and RTL teams to align verification coverage and performance metrics.
· Perform coverage closure (code + functional) and ensure complete verification sign-off.
Required Skills:
· Strong experience with SystemVerilog, UVM, and object-oriented testbench development.
· In-depth knowledge of NoC protocols (AXI4, CHI, TileLink, or proprietary NoC).
· Verification experience with coherent interconnects, cacheable traffic, and memory subsystem validation.
· Familiarity with Synopsys, Cadence, or Siemens verification tools (VCS/Xcelium/Questa).
· Familiarity with formal verification, assertions (SVA/PSL), and coverage metrics.
· Ability to debug low-level issues using waveform analysis, scoreboards, and transactors.
· Familiarity with multi-core CPU, DSP, or GPU interconnect systems is a plus.
-
NOC/IP-Design Verification Lead Engineer
7 days ago
Bengaluru, Karnataka, India ACL Digital Full time ₹ 20,00,000 - ₹ 25,00,000 per yearExp: 8+ YearsLocation: BangaloreJD:Key Responsibilities:· Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.· Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic.· Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and UCIe...
-
NoC Verification Engineer
4 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeNoC Verification EngineerExperience: 7 to 14 YearsKey Responsibilities:Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic.Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and...
-
NoC Verification Engineer
3 days ago
Bengaluru, Karnataka, India ACL Digital Full time ₹ 1,04,000 - ₹ 1,30,878 per yearNoC Verification EngineerExperience: 7 to 14 YearsKey Responsibilities:Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic.Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and...
-
Design Verification Engineer – NoC
1 week ago
Bengaluru, Karnataka, India Eduplex services private limited Full time ₹ 15,00,000 - ₹ 30,00,000 per yearDesign Verification Engineer – NoC / VLSI (Product-Based Only)Location: Bangalore, KarnatakaJob Type: Full-TimeSalary: ₹15 – 30 LPA (Depending on Experience)Experience Required: 5 – 12 Years (Only from Product-Based Companies)Job OverviewWe are seeking an experienced Design Verification Engineer with strong expertise in NoC (Network-on-Chip) and VLSI...
-
IP Verification Engineer
4 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeJob Title :IP Verification Engineer – UVM verification Exp Level:4+ yrs Location:Bangalore/Hyderabad Job Description:System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip...
-
Bengaluru, Karnataka, India Cedar International Solutions Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per yearUrgent Opening for below rolesInterested candidates please share your updated resume to -Verification Engineer: 2+ YearsVerification Lead Engineer: 10+ YearsJoin the India team of most cutting-edge and well-funded storage startup in Silicon Valley as theVerification Engineer & Lead Verification Engineer taking on IP and SoC level verification challenges.As a...
-
Design Verification Manager
3 days ago
Bengaluru, Karnataka, India Truechip Full time ₹ 12,00,000 - ₹ 36,00,000 per yearJob Description – Design Verification ManagerLocation: BangaloreExperience: 8+ yearsDepartment: SoC/IP VerificationAbout Truechip Solutions:At Truechip, we specialize in advanced SoC/IP Verification solutions that power the future of semiconductor design. We're on a mission to deliver cutting-edge verification strategies, automation, and high-quality...
-
Verification Lead Design Engineer
4 weeks ago
Bengaluru, Karnataka, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...
-
Verification Lead Design Engineer
4 weeks ago
Bengaluru, Karnataka, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...
-
Design Verification Engineer
7 days ago
Bengaluru, Karnataka, India CODERS BRAIN TECHNOLOGY PRIVATE LIMITED Full time ₹ 52,100 - ₹ 20,97,508 per yearAbout the RoleWe are seeking an experienced Design Verification Engineer to join our team and work on the verification of complex IP or subsystem blocks. The ideal candidate should have strong expertise in System Verilog, UVM methodology, and verification of high-performance interconnects and protocols.Key Responsibilities Execute IP or subsystem...