Current jobs related to Exciting Opportunity For DFT Engineers - Ahmedabad Bengaluru - Eximietas Design

  • DFT Engineers

    2 weeks ago


    Bengaluru, Karnataka, India Digicomm Semiconductor Full time ₹ 80,000 - ₹ 1,20,000 per year

    Exciting Opportunity forDFT Engineers Elevate your career with Digicomm Semiconductor Private Limited and take the next leap in your professional journey. Join us for unparalleled growth and development.Role DescriptionShould have good post silicon DFT bring up and debug experience.Hands on in multi-vendor DFT tools.Create test plan for complex ASICs and...

  • DFT Engineer

    4 weeks ago


    Bengaluru, India ACL Digital Full time

    🌟 Greetings from ACL Digital!We’re expanding our Semiconductor Design Center of Excellence and looking for highly skilled DFT (Design for Test) Engineers to join our dynamic team in Noida and Bangalore locations.If you’re passionate about cutting-edge SoC and ASIC design and have strong expertise in BIST, ATPG, Scan, and advanced DFT methodologies,...

  • Dft Engineer/Lead

    3 weeks ago


    Bengaluru, India Whatjobs IN C2 Full time

    We’re Hiring | DFT Engineer / DFT Lead | Bangalore | 4–12 Years An exciting opportunity to join a global semiconductor design organization working on advanced SoC programs for world-leading customers. Location: Bangalore (Work From Office) Experience: 4–20 years Notice Period: Immediate to 30 Days Key Responsibilities Define and implement SoC-level DFT...

  • DFT Engineer

    3 days ago


    Bengaluru, India Best NanoTech Full time

    About the RolePosition: Lead DFT EngineerExperience: 8+ yearsResponsibilities- Develop and implement DFT architecture for complex SoCs and IPs.- Perform Scan Insertion, Scan Stitching, and Scan Chain Optimization.- Execute ATPG pattern generation, compression, coverage analysis, and pattern debug.- Implement and validate MBIST/BIST architectures, including...

  • DFT Engineer

    3 days ago


    Bengaluru, India Best NanoTech Full time

    About the RolePosition: Lead DFT EngineerExperience: 8+ yearsResponsibilitiesDevelop and implement DFT architecture for complex SoCs and IPs.Perform Scan Insertion, Scan Stitching, and Scan Chain Optimization.Execute ATPG pattern generation, compression, coverage analysis, and pattern debug.Implement and validate MBIST/BIST architectures, including memory...

  • DFT Engineer

    6 days ago


    Bengaluru, India Mirafra Technologies Full time

    Hi Folks, Greetings from Mirafra Technologies! We are looking for Senior DFT Engineers with strong expertise in ASIC/SOC DFT implementation. Experience: 7+ Years Notice Period: 0–30 Days (Immediate Joiners Preferred) Location: Noida / Bangalore Key Skills: DFT Architecture, Scan Insertion, ATPG, MBIST, LBIST Experience with Synopsys / Tessent / Mentor DFT...

  • DFT Engineer

    3 weeks ago


    Bengaluru, India Mirafra Technologies Full time

    Hi Folks, Greetings from Mirafra Technologies! We are looking for Senior DFT Engineers with strong expertise in ASIC/SOC DFT implementation. 🔹 Experience: 7+ Years 🔹 Notice Period: 0–30 Days (Immediate Joiners Preferred) 🔹 Location: Noida / Bangalore Key Skills: DFT Architecture, Scan Insertion, ATPG, MBIST, LBIST Experience with Synopsys /...

  • DFT Engineer

    3 weeks ago


    Bengaluru, India Hays Full time

    We are looking DFT engineer with 5+ years of experience for one of our semicon manufacture client. This is contract to hire opportunity. If you are interested pls share your resume to with below details Notice period; CCTC; ECTC; Current location; Available for F2F interview in Bangalore (Final) ; Job Description DFT Tools flow: Mentor Tessent...

  • Dft engineer

    3 weeks ago


    Bengaluru, India Hays Full time

    We are looking DFT engineer with 5+ years of experience for one of our semicon manufacture client. This is contract to hire opportunity. If you are interested pls share your resume to with below details Notice period;CCTC;ECTC;Current location;Available for F2 F interview in Bangalore (Final) ;Job Description- DFT Tools flow: Mentor Tessent- Implementation:...

  • DFT Engineer

    1 day ago


    Bengaluru, India CHIPLOGIC TECH Full time

    Description We are looking for a skilled DFT Engineer to join CHIPLOGIC TECH in Bengaluru. As a DFT Engineer, you will play a crucial role in ensuring the design for testability of our semiconductor products. Your work will be vital in guaranteeing the quality and reliability of our integrated circuits. You will be involved in cutting-edge projects that push...

Exciting Opportunity For DFT Engineers

2 weeks ago


Ahmedabad Bengaluru, India Eximietas Design Full time ₹ 20,00,000 - ₹ 25,00,000 per year

We are currently hiring for an exciting opportunity at Eximietas Design for DFT Engineers with strong experience in ASIC/SoC design and test methodologies.

Job Title: DFT Engineer

Experience: 8+ Years

Locations: Bangalore | Ahmedabad

Job Description:

We are looking for an experienced DFT (Design for Test) Engineer to join our team at Eximietas Design. The successful candidate will be responsible for designing and implementing robust test architectures for complex ASIC/SoC designs, ensuring high test coverage and quality deliverables.

Key Responsibilities:

  1. Architecture and Scan Insertion at the RTL and/or gate-level for various clock domains and hierarchical designs, adhering to strict timing and area constraints.
  2. Perform comprehensive DFT DRC (Design Rule Checking) and collaborate closely with the design teams to resolve violations.
  3. Execute Automatic Test Pattern Generation (ATPG) for stuck-at, transition, and other advanced fault models to achieve aggressive fault coverage targets.
  4. Conduct pattern simulations with and without timing to validate test vectors.
  5. Design, integrate, and verify Memory Built-In Self-Test (MBIST) controllers and collar logic for various memory types.
  6. Work with iJTAG (IEEE 1500/1687 standards) for core access and implementing hierarchical test solutions.
  7. Analyze and resolve issues related to Simultaneous Switching Noise (SSN).
  8. Implement and validate JTAG Boundary Scan; provide ATE bring-up support.
  9. Knowledge of ICL/PDL is an added advantage.

Tools Expertise:

  • Mentor/Siemens Tessent
  • Synopsys Tetramax / DFT Compiler
  • Cadence Encounter Test