
Principle RTL Engineer
4 days ago
Lattice Overview
There is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a "team first" organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you're looking for.
Responsibilities & Skills
Lattice Semiconductor is seeking a
Principal RTL Engineer
to join the EDA tools development team in Pune. This position is an opportunity to be part of a dynamic team with ample opportunity to contribute, learn and grow.
Accountabilities
- Lead the design and development of FPGA debug engine in Lattice EDA suite.
- Architect and refactor the FPGA debug IP and guide the UI team to enhance existing functionality and new features.
- As a principal RTL Engineer, you will work closely with marketing requirements and generate functional architecture and specifications for new FPGA debug IP functionality and guide the QA teams and ensure that implementations match design intent.
- Mentor and guide junior RTL & UI engineers working on FPGA debug IP, fostering a culture of continuous improvement and innovation.
- Maintain high standards of architecture, implementation quality, performance, and reliability.
- Improve development methodologies and processes.
Qualifications
- Master's in Electrical engineering/Computer engineering or related field with 12+ years of experience in RTL System Design and EDA experience.
- Strong communication skills.
- Expertise in HDL languages (Verilog/System-Verilog and VHDL).
- At least 15 years of Hardware design experience.
- At least 10 years of Hardware Design experience using FPGAs.
- At least 5 years on FPGA debugging methodologies.
- Proficiency in synthesis tools.
- Proficiency in simulation tools from leading EDA vendors.
- Proficiency in testbench/test-vector creation.
- Proficiency in C/C++ , TCL, Python languages.
- Proficiency in protocols such as Serdes interface, Ethernet, PCIe or Memory DDR is required.
Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.
Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 800 strong, shares a total commitment to customer success and an unbending will to win. For more information about how our FPGA , CPLD and programmable power management devices help our customers unlock their innovation, visit . You can also follow us via Twitter , Facebook , or RSS . At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.
Lattice
Feel the energy.
-
Sr RTL Principal Design Engineer
3 days ago
Pune, Maharashtra, India Cadence System Design and Analysis Full timeRTL Design Engineer for Interface Controller IP development team.Position is based in Bangalore or Noida.The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations are clean as...
-
Senior RTL Lead Designer
3 days ago
Pune, Maharashtra, India beBeeProtocol Full time ₹ 27,00,000 - ₹ 42,00,000Job Title: Principal Engineer for RTL Design\As a Principal Engineer, you will lead the development of Interface Controller IP solutions using Cadence tools.This role is based in Bangalore or Noida and involves design and support of the RTL solution.\Key Responsibilities:\Design and Development: Design and develop high-quality RTL code for Interface...
-
Rtl Design Engineer
7 days ago
Pune, Maharashtra, India Lattice Semiconductor Full timeLattice Overview There is energy here energy you can feel crackling at any of our international locations It s an energy generated by enthusiasm for our work for our teams for our results and for our customers Lattice is a worldwide community of engineers designers and manufacturing operations specialists in partnership with world-class sales ...
-
RTL Engineer
10 hours ago
Pune, Maharashtra, India CoreEL Technologies Full timeJob Description:Understand customer's requirements /specifications /tender enquiry. Define DSP, System and Board architecture.Project ownership from concept to delivery. This includes identifying risks, dependencies, creating mitigation plan, tracking project schedule, discussions with customers, design reviews.Partition the algorithms for implementing in...
-
RTL Design Engineer
4 days ago
Pune, Maharashtra, India Lattice Semiconductor Full time US$ 90,000 - US$ 1,20,000 per yearLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Principle Engineer
2 days ago
Pune, Maharashtra, India Talent Socio Full timeJob Description :We are looking for a Principal Engineer - Java with 8+ years of hands-on experience in designing and developing enterprise-grade software. This is a senior individual contributor role with technical leadership responsibilities. The ideal candidate will bring deep expertise in Java, Spring Boot, and microservices architecture, along with a...
-
Senior RTL Designer
5 hours ago
Pune, Maharashtra, India beBeeVerification Full time ₹ 1,50,00,000 - ₹ 2,00,00,000Design Engineer OpportunitiesAs a respected leader in the field of semiconductor design, we are seeking experienced professionals to join our team as design engineers and verification engineers.We are looking for individuals with 5+ years of experience in ASIC/IP Design, specifically in Logic design/RTL design, IP design and integration, and the use of tools...
-
Engineer - RTL Design
4 days ago
Pune, Maharashtra, India Lattice Semiconductor Full time ₹ 15,00,000 - ₹ 20,00,000 per yearLattice Overview Responsibilities & Skills There is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership...
-
Engineer - RTL Design
4 days ago
Pune, Maharashtra, India Lattice Semiconductor Full time US$ 1,04,000 - US$ 1,30,878 per yearLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Pune, Maharashtra, India beBeeDigital Full time ₹ 1,04,000 - ₹ 1,30,878Job OpportunityWe are seeking a highly skilled ASIC Digital Design Engineer to join our dynamic team. The ideal candidate will have a strong background in ASIC design and will be responsible for developing high-quality RTL designs, participating in verification processes, and collaborating with multiple teams to ensure successful project...