Staff Verification Engineer
1 week ago
Responsibilities
- Perform block and chip-level verification in register-transfer level (RTL), gate-level and analog/mixed-signal (AMS).
- Run digital/mixed-signal simulations as well as formal verification.
- Work closely with the design team to create verification strategy and detailed verification plan.
- Develop tests, run regressions and monitor coverage to ensure tape-out quality.
- Participate in design or project reviews and support these with verification perspective and schedule/priority assessment.
- Support post-silicon bring-up and debug, for bench validation as well as automated test equipment (ATE) testing.
- Improve verification scalability and portability from project to project by environment enhancement and tools automation.
Minimum Qualifications
- 4+ years experience in semiconductor industry
- M.S. in EE/CS/CE or higher
- Hands-on experience with System Verilog as High-level Verification Language and UVM implementation.
- Debugging digital simulation in both RTL and gate-level netlist, isolating issues in both module and system level.
- Scripting experience in Python or Perl.
- Clear understanding of ASIC design flow
- Solid analytical and problem solving skills
- Independent, self-motivated, rigorous, team player and able to follow through
- Excellent verbal and written communication skills
Desired Qualifications
- Experience of setting up UVM verification environment from scratch
- Familiarity with VHDL or System Verilog RNM
- Automation of verification flow with Python/Perl in industrial setting
Analog behavioral model development/verification experience
-
Staff Verification Engineer
1 week ago
Hyderabad, Telangana, India NG-RAN IIT Hyderabad Full time ₹ 5,00,000 - ₹ 15,00,000 per yearJob descriptionHiring : Staff Verification engineersExperienceLevel :7+YearsJob Location : HyderabadRole DescriptionThe position involves designing, developing and deploying UVM based reusable testbenches for RTL unit blocks, sub-system level and top level systems with emphasis onverifying the functionality and generating the code/functional coverage...
-
Principal Verification Engineer
4 weeks ago
Hyderabad, Telangana, India Mulya Technologies Full timePrincipal Staff Verification Engineer (VLSI Verification + AV +AI Expertise)Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara, California. / Hyderabad/ BangaloreOur pay comprehensively beats "ALL" Semiconductor product players in the Indian market. Job Description – Staff Verification Engineer (VLSI...
-
Staff Processor Verification Engineer
2 days ago
Hyderabad, Telangana, India Synopsys Inc Full time ₹ 12,00,000 - ₹ 36,00,000 per year*We Are:*At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the...
-
IP Verification Engineer
2 days ago
Hyderabad, Telangana, India Advanced Micro Devices, Inc Full time ₹ 8,00,000 - ₹ 12,00,000 per yearWHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences – from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
-
Verification Engineer
1 week ago
Hyderabad, Telangana, India 5G-AI Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob Title : Senior Verification Engineer (hardware) We are seeking an exceptional Senior ASIC Verification Engineer to join our innovative semiconductor team. You will lead verification initiatives for complex ASIC designs and drive technical excellence across projects. About the Role : You will be responsible for developing advanced verification...
-
Verification Engineer
1 week ago
Hyderabad, Telangana, India BITSILICA Full time ₹ 15,00,000 - ₹ 25,00,000 per yearKey ResponsibilitiesDevelop comprehensive verification plans and strategies for SoC and GLS components.Design, implement, and maintain reusable testbenches using SystemVerilog and UVM methodologies.Perform functional verification of AMBA bus protocols including AXI, AHB, and APB.Collaborate with RTL designers and architects to understand specifications and...
-
MTS IP Verification Engineer
2 weeks ago
Hyderabad, Telangana, India AMD Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Verification Engineer
2 weeks ago
Hyderabad, Telangana, India IIT Hyderabad Full time US$ 1,25,000 - US$ 1,75,000 per yearWe are seeking an exceptional Senior ASIC Verification Engineer to join our innovative semiconductor team. You will lead verification initiatives for complex ASIC designs and drive technical excellence across projects. About the Role : You will be responsible for developing advanced verification environments, leading cross-functional technical initiatives,...
-
Design Verification Engineer
2 weeks ago
Hyderabad, Telangana, India MosChip® Full time ₹ 1,04,000 - ₹ 1,30,878 per yearResponsibilitiesUnderstand the standards/specificationsArchitecture development and documenting implementation level detailsHands on work for every aspect of verification cycleResponsible for the compliance with the latest Methodologies.Developing Verification IPsDefine Functional Coverage matrix and Comprehensive Test planRegression management and...
-
Verification Engineer
2 days ago
Hyderabad, Telangana, India SEMI LEAF Full time ₹ 12,00,000 - ₹ 36,00,000 per yearJob DescriptionDefine and implement verification strategies and test plans for DDR memory interface designs.Develop UVM/SystemVerilog-based testbenches and reusable verification components.Perform protocol-level verification for DDR memory interfaces and validate compliance.Collaborate with architecture, RTL, and system teams to understand design intent and...