Current jobs related to dv sv uvm - Bengaluru, Karnataka - Quest Global

  • SoC DV CPU

    7 days ago

    Bengaluru, Karnataka, India Quest Global Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Job Requirements Job DescriptionResponsibilities:Complete ownership of IP/subsystem/SOC DV ownership right from spec definition till the post silicon verification and solving the customer issues on need basis. This includes:Active involvement with architecture team during the spec definition phaseVerification strategy definition along with Verification plan...

  • AMS DV Lead

    1 week ago

    Bengaluru, Karnataka, India, Karnataka Texas Instruments Full time

    Who are we and what do we do? The HVP team in TI develops power solutions for a wide array of end-equipments, with several hundreds of volts of withstand capability. This team in TI offers one of the world's largest comprehensive portfolios of high-performance AC/DC and isolated DC/DC controllers, GaN-integrated power-stages and converters, and modules with...

  • Senior DV Engineers

    1 week ago

    Bengaluru, Karnataka, India, Karnataka L&T Technology Services Full time

    LTTS is looking for DV engineers with 7+ years of experience for lead roledetailed JD is below mentioned. 8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification 8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies Experience in development of UVM based...

  • DV- PCIE Verification Engineer

    2 weeks ago

    Bengaluru, Karnataka, India ACL Digital Full time ₹ 1,04,000 - ₹ 1,30,878 per year

    Job Location: Bangalore/ HyderabadNotice Period: 15 days to 30 DaysMinimum: 4 YearsKey Responsibilities:Developing test plansCoding and bring up of asm, c++ testsUVM test bench components coding and maintainingDebugging regression failsProtocol: DDR,PCIE,USB,MIPI, PCIEPreferred Experience:Should have worked on Processor based System or Sub-system level...

  • Senior DV Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Quest Global Full time ₹ 1,20,000 - ₹ 3,60,000 per year

    Job Requirements Job Summary:We are looking for passionate and motivated SoC Design Verification Engineers to work on CPU-based SoC and IP verification projects.You will be part of a dynamic verification team contributing to pre-silicon verification using System Verilog & UVMKey Responsibilities:Develop and execute Systemverilog/UVM Testbenches for SOC/IP...

  • Senior DV Engineer

    1 week ago

    Bengaluru, Karnataka, India, Karnataka L&T Technology Services Full time

    LTTS is hiring for Design Verification Engineers with 5+ Years of experience. Job Location : Bangalore, IndiaDetailed JD is as below ::Job Description DV Positions: Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verification Develop functional tests based on verification test plan Drive Design...

  • DV Senior Engineer

    5 days ago

    Bengaluru, Karnataka, India Thought Frameworks Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Role : DV Senior EngineerExperience : 5–9 years of experienceWork location: BangaloreWork mode: Work from officeInterview process: 1 HR round , 2 Technical roundShould be open for virtual and face to face interview as required by the clientResponsibilities:Implement and debug DV environments and stimuli.Analyze coverage and contribute to test plan...

  • DV- Ethernet Verification Engineer

    1 week ago

    Bengaluru, Karnataka, India, Karnataka ACL Digital Full time

    Job Location: Bangalore/ Hyderabad/Pune and NoidaNotice Period: 15 days to 30 DaysMinimum: 4 YearsKey Responsibilities:Developing test plansCoding and bring up of asm, c++ testsUVM test bench components coding and maintainingDebugging regression failsProtocol: EthernetPreferred Experience:Should have worked on Processor based System or Sub-system level...

  • Design Verification Engineer

    1 week ago

    Bengaluru, Karnataka, India, Karnataka ACL Digital Full time

    ACL Digital Hiring for the below requirementDesignation: DV engineersExperience: 4 -10+ yearsLocation: Bangalore / Hyderabad Job Description:1. Hands-on experiences on SV/UVM/Specman2. Familiarity with formal-based verification3. Running regression and debugging failures independently4. Experience in functional and code coverages5. Independently handling...

  • DV Practice Head

    5 days ago

    Bengaluru, Karnataka, India Evoke HR Solutions Pvt. Ltd. Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Designation- DV – Practice HeadKey ResponsibilitiesLead and scale the Design Verification (DV) practice by building high-performing teams and driving technical excellence.Define and implement advanced verification strategies, methodologies, and best practices for complex SoC, FPGA, and ASIC projects.Collaborate with architecture, design, and product teams...

dv sv uvm

2 weeks ago

Bengaluru, Karnataka, India Quest Global Full time US$ 90,000 - US$ 1,20,000 per year

Job Requirements

ob Title

Design Verification Engineer

Job Description

Job Summary

We are seeking a talented and detail-oriented Design Verification Engineer to join our core team. As a DV Engineer, you will play a crucial role in ensuring the functional correctness and quality of complex IP blocks and subsystems. This role requires a deep understanding of modern verification methodologies. You will be responsible for developing sophisticated, reusable verification environments from scratch using SystemVerilog and the Universal Verification Methodology (UVM).

Key Responsibilities

  • Analyze design specifications and collaborate with architects and RTL designers to develop comprehensive, coverage-driven verification plans.
  • Architect, develop, and maintain robust, scalable, and reusable UVM-based testbench environments.
  • Implement key testbench components, including UVM agents (drivers, monitors), scoreboards, and sequences.
  • Develop and execute a mix of constrained-random and directed test cases to thoroughly validate design functionality and hit complex corner cases.
  • Debug RTL and testbench failures, performing deep root cause analysis using waveforms and logs, and work with designers to resolve issues.
  • Define and implement functional coverage models (covergroups) and assertion-based checks (SVA) to measure the effectiveness of the verification effort.
  • Analyze coverage reports, identify verification gaps, and develop strategies to achieve 100% coverage closure.
  • Enhance and maintain regression suites and automate verification flows using scripting languages to improve efficiency.

Required Qualifications & Skills

  • Education: Bachelor's or Master's degree in Electrical Engineering (EE), Computer Engineering (CE), or a related discipline.
  • Experience: 3+ years of direct, hands-on experience in ASIC/SoC design verification.
  • SystemVerilog Expertise: Expert-level proficiency in SystemVerilog, including a strong grasp of Object-Oriented Programming (OOP) concepts, constrained-random stimulus generation, and assertion-based verification (SVA).
  • UVM Mastery: Deep, practical experience with the Universal Verification Methodology (UVM). This includes building complete testbenches with agents, sequencers, scoreboards, and leveraging the UVM factory and configuration database.
  • Verification Fundamentals: Solid understanding of modern verification principles, including coverage-driven methodologies, test planning, and advanced debug techniques.
  • Protocol Knowledge: Hands-on experience verifying at least one standard industry protocol such as AXI, AHB, PCIe, DDR, Ethernet, or similar.
  • Tools: Proficiency with industry-standard EDA simulation tools like Synopsys VCS, Cadence Xcelium, or Siemens Questa.
  • Scripting: Strong scripting skills in a language like Python, Perl, or Tcl for automation.

Preferred/Desired Qualifications

  • Experience with C/C++ for creating reference models or for co-simulation environments.
  • Familiarity with formal verification techniques and tools.
  • Experience with Gate-Level Simulations (GLS) and debugging timing-related issues.
  • Knowledge of low-power verification techniques (UPF).
  • Prior experience contributing to post-silicon validation and debug.

Required Skills and Experience

Job Summary

We are seeking a talented and detail-oriented Design Verification Engineer to join our core team. As a DV Engineer, you will play a crucial role in ensuring the functional correctness and quality of complex IP blocks and subsystems. This role requires a deep understanding of modern verification methodologies. You will be responsible for developing sophisticated, reusable verification environments from scratch using SystemVerilog and the Universal Verification Methodology (UVM).

Key Responsibilities

  • Analyze design specifications and collaborate with architects and RTL designers to develop comprehensive, coverage-driven verification plans.
  • Architect, develop, and maintain robust, scalable, and reusable UVM-based testbench environments.
  • Implement key testbench components, including UVM agents (drivers, monitors), scoreboards, and sequences.
  • Develop and execute a mix of constrained-random and directed test cases to thoroughly validate design functionality and hit complex corner cases.
  • Debug RTL and testbench failures, performing deep root cause analysis using waveforms and logs, and work with designers to resolve issues.
  • Define and implement functional coverage models (covergroups) and assertion-based checks (SVA) to measure the effectiveness of the verification effort.
  • Analyze coverage reports, identify verification gaps, and develop strategies to achieve 100% coverage closure.
  • Enhance and maintain regression suites and automate verification flows using scripting languages to improve efficiency.

Required Qualifications & Skills

  • Education: Bachelor's or Master's degree in Electrical Engineering (EE), Computer Engineering (CE), or a related discipline.
  • Experience: 3+ years of direct, hands-on experience in ASIC/SoC design verification.
  • SystemVerilog Expertise: Expert-level proficiency in SystemVerilog, including a strong grasp of Object-Oriented Programming (OOP) concepts, constrained-random stimulus generation, and assertion-based verification (SVA).
  • UVM Mastery: Deep, practical experience with the Universal Verification Methodology (UVM). This includes building complete testbenches with agents, sequencers, scoreboards, and leveraging the UVM factory and configuration database.
  • Verification Fundamentals: Solid understanding of modern verification principles, including coverage-driven methodologies, test planning, and advanced debug techniques.
  • Protocol Knowledge: Hands-on experience verifying at least one standard industry protocol such as AXI, AHB, PCIe, DDR, Ethernet, or similar.
  • Tools: Proficiency with industry-standard EDA simulation tools like Synopsys VCS, Cadence Xcelium, or Siemens Questa.
  • Scripting: Strong scripting skills in a language like Python, Perl, or Tcl for automation.

Work Experience

Preferred/Desired Qualifications

  • Experience with C/C++ for creating reference models or for co-simulation environments.
  • Familiarity with formal verification techniques and tools.
  • Experience with Gate-Level Simulations (GLS) and debugging timing-related issues.
  • Knowledge of low-power verification techniques (UPF).
  • Prior experience contributing to post-silicon validation and debug.