
Senior SoC DV Engineer
2 weeks ago
Responsibilities: Complete ownership of IP/subsystem/SOC DV ownership right from spec definition till the post silicon verification and solving the customer issues on need basis. This includes:Active involvement with architecture team during the spec definition phase
Verification strategy definition along with Verification plan to meet 100% spec to regression traceability along with signoff metricsSubSystem/SOC verification covering functional and Firmware scenarios in RTL/PARTL, GLS/PAGLS modes.DV Environment ownership: TB development/enhancements including checkers and coverage monitor definitions along with DV flow updates as per the project needs
Active collaboration with cross functional teams -Architecture, RTL, PD, DFT, Systems, Analog, FW and application teams -to enable the Verification goals for IP/Subsystem/SOC starting from spec definition till post silicon verification closure activities
Final SoC DV signoff based on Regressions, coverage metrics, DV to spec traceability using C and/or SV-UVM adhering to ISO26262 guidelines
Qualifications:
• 2- 5 of DV experience in SS/SOC/Post silicon DV with a Bachelor or Master's degree in EE/ECE/CS or related specializations
Skills: Experience in one or many of the following: C based SOC DV, scripting (Python/Perl/Shell) knowledge, DV flow ownership for functional/Formal verification, UVM/System Verilog deep understanding, AMS/GLS/PAGLS/CPF/UPF based verification, Post silicon verification etc.Strong in digital design fundamentals, computer organization & architectures and bus protocols
Excellent debugging skills with Verilog/VHDL designs
Thorough knowledge in one or many of the standard protocols. Ex: AXI, AHB, APB, CAN, Ethernet, I2C, SPI, UART, PSI5, Flexray etc
Work experience on C based environment with ARM/DSP multi-processor-based systems including the power aware simulations is a big plus
Good problem-solving skills
Experience with Cadence tools (Xcelium/v
Manager/Formal applications/safety simulator) or similar tools/DV flows
Exposure to CDC DV, Post silicon verification and functional safety is an added advantage
Effective communication skills to interact seamlessly with all stakeholders
Must be highly focused and remain committed to obtaining closure on project goals
-
SoC DV CPU
3 days ago
Bengaluru, Karnataka, India Quest Global Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob Requirements Job DescriptionResponsibilities:Complete ownership of IP/subsystem/SOC DV ownership right from spec definition till the post silicon verification and solving the customer issues on need basis. This includes:Active involvement with architecture team during the spec definition phaseVerification strategy definition along with Verification plan...
-
DV Engineer
3 days ago
Bengaluru, Karnataka, India, Karnataka Modernize Chip Solutions Full timeRole:Design Verification EngineerSkill: DV with GLS ExpNP: Immediate to 30 daysLoc: HYDExp: 3+ yrsRole: Design Verification EngineerSkill: DV-IP with Ethernet/PCIENP: Immediate to 30 daysLoc: HYDExp: 10+ yrsRole:Design Verification EngineerSkill: DV with Soc, GLS ExpNP: Immediate to 30 daysLoc: HYDExp: 3+ yrsRole: Design Verification EngineerSkill: DV with...
-
Senior DV Engineer
3 days ago
Bengaluru, Karnataka, India, Karnataka L&T Technology Services Full timeLTTS is hiring for Design Verification Engineers with 5+ Years of experience. Job Location : Bangalore, IndiaDetailed JD is as below ::Job Description DV Positions: Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verification Develop functional tests based on verification test plan Drive Design...
-
DV Engineer
2 days ago
Bengaluru, Karnataka, India, Karnataka Modernize Chip Solutions Full timeRole:Design Verification EngineerSkill: DV with GLS ExpNP: Immediate to 30 daysLoc: HYDExp: 3+ yrsRole: Design Verification EngineerSkill: DV with Soc, Arm ProcessorNP: Immediate to 30 daysLoc: BLRExp: 6+ yrs
-
Senior DV Engineers
4 weeks ago
Bengaluru, Karnataka, India L&T Technology Services Full timeLTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned. 8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification 8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies Experience in development of UVM based...
-
DV Senior Engineer
22 hours ago
Bengaluru, Karnataka, India Thought Frameworks Full time ₹ 15,00,000 - ₹ 25,00,000 per yearRole : DV Senior EngineerExperience : 5–9 years of experienceWork location: BangaloreWork mode: Work from officeInterview process: 1 HR round , 2 Technical roundShould be open for virtual and face to face interview as required by the clientResponsibilities:Implement and debug DV environments and stimuli.Analyze coverage and contribute to test plan...
-
DV Lead
2 days ago
Bengaluru, Karnataka, India L&T Technology Services Ltd. Full time ₹ 9,00,000 - ₹ 12,00,000 per yearLTTS IndiaBangaloreJob DescriptionA DV Engineer, or Design Verification Engineer, is responsible for ensuring the functionality, performance, and reliability of hardware designs, particularly in complex systems like ASICs and SoCs. They work closely with design teams to test designs at various levels, from RTL to full system, and develop test environments to...
-
soc dv
2 weeks ago
Bengaluru, Karnataka, India Source-Right Inc. Full time ₹ 12,00,000 - ₹ 36,00,000 per yearPosition: SOC DV (SI58FT RM 3600)Job DescriptionShould have a good understanding of AMBA – AXI, AHB, APB protocols.Should be well versed with SystemVerilog.Basic C languageGood debug skillsBasic UVM*******************************************************************************************************************************************Job Category:...
-
SOC Design Verification Engineer
2 weeks ago
Bengaluru, Karnataka, India Texas Instruments Full time ₹ 6,00,000 - ₹ 18,00,000 per yearJob DescriptionChange the world. Love your job.Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment and other hardware systems before pattern generation/mask...
-
Senior DV Engineers
3 days ago
Bengaluru, Karnataka, India, Karnataka L&T Technology Services Full timeLTTS is looking for DV engineers with 7+ years of experience for lead roledetailed JD is below mentioned. 8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification 8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies Experience in development of UVM based...