Senior EDA Engineer
1 day ago
Position Title: Senior EDA Engineer Cadence Virtuoso, SKILL/CDF, Tool Integration
Role Overview:
We are seeking a highly skilled EDA Engineer with solid experience in Cadence Virtuoso environments and a deep understanding of OpenAccess databases, SKILL scripting, foundry PDK/CDK integration, and schematic/layout tool automation. This role will collaborate closely with AI/EDA development teams to build seamless design flows and robust automation for our AI-powered analog design platform.
Key Responsibilities:
- Develop, maintain, and optimize analog/mixed-signal IC design flows in Cadence Virtuoso and related EDA tools.
- Create, modify, and optimize SKILL scripts for automation of layout, schematic, verification, and design environment tasks.
- Manage Component Description Format (CDF) parameters and configurations for foundry PDK and CDK components/libraries.
- Work extensively with the OpenAccess (OA) database API (using C++, Python, Tcl) to read, write, and manipulate design data including schematic, layout, connectivity, and library information.
- Develop automation tools and workflows leveraging OpenAccess to integrate schematic and layout views, support PDK/CDK validation, and assist design data migration or QA.
- Integrate and validate foundry PDK/CDK devices, parameterized cells (pCells), symbols, DRC/LVS decks, and simulation models with EDA tools.
- Troubleshoot issues related to PDK integration, OA database consistency, schematic-layout synchronization, and environment setups.
- Document technical processes, create reusable automation scripts, and contribute to team best practices.
- Collaborate with AI and software teams to integrate EDA tools into Maieutics AI co-pilot platform and support continuous improvement of design automation.
Required Skills & Experience:
- 3+ years hands-on experience working with Cadence Virtuoso analog/mixed-signal design flows.
- Strong proficiency in SKILL scripting for automation within Cadence layout and schematic environments.
- Proven experience managing and customizing CDF files for parametric device libraries in Cadence.
- Hands-on experience with OpenAccess (OA) database API: Familiarity with OA schema, ability to program in C++, Python, or Tcl to develop tools/scripts that access and modify OA layout and schematic data.
- Deep understanding of foundry PDK/CDK structures, including parameterized cells, symbols, device models, layout generators, and associated design-rule decks.
- Experience automating schematic and library processes using scripting languages (SKILL, Tcl, Python).
- Solid knowledge of schematic editors/viewers and maintaining schematic-layout synchronization (LVS/Schematic Driven Layout).
- Strong UNIX/Linux command-line skills and scripting abilities.
- Experience with version control systems/tools used in EDA environments (Git, SOS, or equivalent).
- Excellent communication skills and ability to operate effectively in a startup team environment.
Preferred Qualifications:
- Previous work experience at Cadence or semiconductor companies specializing in Virtuoso toolchains.
- Experience with Spectre, ADE simulation, and analog verification flows.
- Understanding of semiconductor process technology and device physics applicable to analog/mixed-signal design.
- Familiarity with AI/ML integration in design tools is a plus.
-
Senior ASIC CAD/EDA engineer
2 days ago
Bengaluru, Karnataka, India Org Linked Full time ₹ 20,00,000 - ₹ 25,00,000 per yearAs a Senior ASIC CAD/EDA Engineer in the VLSI/Semiconductor Industry, your role involves deploying and supporting front-end tools, developing scripts for automation, working closely with design, implementation, and verification teams. You will be responsible for: - Deploying and supporting front-end tools like RTL simulators, low power tools, static RTL...
-
Senior ASIC CAD/EDA engineer
7 days ago
Bengaluru, Karnataka, India Org Linked Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob Title: Senior ASIC CAD/EDA engineer - VLSI/Semiconductor IndustryLocation: Bangalore Industry: Automotive Experience: 10+ years Job Type: Full-TimeRole OverviewWe are looking for a Senior CAD Engineer to deploy and support our front-end tools, to develop scripts to automate regression and debug flows, to work along with our design, implementation and...
-
EDA QA Automation
1 day ago
Bengaluru, Karnataka, India Vikgol Technologies Private Limited Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJob Title: Senior Test Engineer / QA Automation Engineer (EDA Focus)Location: BangaloreExperience: 3-5 yearsJob Type: Full-timeAbout Us[Your Company Name] is a leader in [mention your industry, e.g., semiconductor IP, EDA software, cloud-based design platforms]. We are dedicated to pushing the boundaries of technology and delivering high-quality, innovative...
-
Infrastructure and EDA Engineer
2 days ago
Bengaluru, Karnataka, India Syntiant Corp. Full time ₹ 8,00,000 - ₹ 12,00,000 per yearSummary Description:Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, has entered into an agreement to acquire a large, multi-national sensor business with global revenues in excess of $250 million per year, and is looking for an experienced and talented Infrastructure and EDA Engineer.The Engineer will be responsible...
-
Infrastructure and EDA Engineer
1 day ago
Bengaluru, Karnataka, India Syntiant Full time ₹ 12,00,000 - ₹ 36,00,000 per yearSummary Description:Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, has entered into an agreement to acquire a large, multi-national sensor business with global revenues in excess of $250 million per year, and is looking for an experienced and talented Infrastructure and EDA Engineer.The Engineer will be responsible...
-
Spice Simulation/EDA
3 days ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 20,00,000 - ₹ 25,00,000 per yearGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for allAs a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits,...
-
Senior Director, Engineering
2 days ago
Bengaluru, Karnataka, India Silvaco Inc Full time ₹ 12,00,000 - ₹ 36,00,000 per yearCompany Description*About Silvaco, Inc.For over four decades, Silvaco, based in Silicon Valley, California and with global locations around the world has solved semiconductor design challenges by offering affordable and competitive TCAD (Technology Computer Aided Design) software, EDA (Electronic Design Automation) software, proven design IP (intellectual...
-
Senior Director, Engineering
1 day ago
Bengaluru, Karnataka, India Silvaco Full time ₹ 20,00,000 - ₹ 25,00,000 per yearCompany Description About Silvaco, Inc.For over four decades, Silvaco, based in Silicon Valley, California and with global locations around the world has solved semiconductor design challenges by offering affordable and competitive TCAD (Technology Computer Aided Design) software, EDA (Electronic Design Automation) software, proven design IP (intellectual...
-
Senior CAD Infrastructure Engineer
5 days ago
Bengaluru, Karnataka, India Larsen & Toubro Ltd Full time ₹ 20,00,000 - ₹ 25,00,000 per yearSenior CAD Infrastructure Engineer Roles: As the Senior CAD Infrastructure Engineer, you will be responsible for architecting, designing, implementing, deploying and managing a scalable, high-performance CAD infrastructure that supports complex semiconductor design workflows for our various chip design teams. As a key technical leader of the team, you...
-
Senior Digital Engineer
5 days ago
Bengaluru, Karnataka, India onsemi Full time ₹ 1,20,000 - ₹ 1,80,000 per yearWe are seeking a Senior DFT Engineer with 3-5 years of experience in Design for Test (DFT).Key Responsibilities:Implement and Verify DFT methodologies for SoCs on all aspects of DFT including IJTAG, BScan,Work with design, verification and synthesis teams to ensure successful DFT implementationPerform scan insertion, ATPG, and memory BISTDFT simulations and...