Non-Volatile Memory IP Design Manager

10 hours ago

Bengaluru, Karnataka, India NXP Semiconductors Full time ₹ 20,00,000 - ₹ 25,00,000 per year

CTO/Frontend Innovation/NVM Design Department is responsible for all embedded Non-Volatile Memory deployment across NXP business and product lines. Embedded NVM encompasses nearly all technology nodes and products which integrate Logic NVM, Flash or disruptive memory solutions (e.g. RRAM, MRAM).  The implementation of Embedded NVM technologies that enhance application capabilities is a competitive advantage in the marketplace.

In this position, we are looking for a design manager to build and lead an expansion of NXP's NVM design group in Bangalore, India. Are you able to create alignment, build, and lead a group of talented engineers to the next level?  Can you ensure and facilitate that our employees get the best out of themselves to create innovative NVM IP that enables differentiating products?

Scope of Responsibilities/Expectations

As the Non-Volatile Memory Design Manager for our newly formed Bangalore team, you will be part of a Global NVM design department.  You will be responsible for building a team of 10 to 20 engineers who will specialize in NVM Analog Design, Digital Design and Verification to support the deployment of Logic NVM, Flash and Disruptive Memory Solutions (RRAM, MRAM).  The desired scope of work for the team covers definition, security, functional safety, NVM design, verification, deployment, validation support and industrialization.

Job responsibilities:

  • You will manage resource allocation and planning in close collaboration with our design management team and our project leads for innovation and IP developments.
  • You will work with the Global NVM team and work partners to drive technical vision for cost-effective, fast time to market, and risk management for NVM IP.
  • You will ensure compliance with your team's deliveries to our design flow and quality standards (BCAM, QMS, ISO 9001, ISO 26262, and CMMI). You will be an agent of change by identifying opportunities and deploying new methodologies in collaboration with the global team.
  • You will nurture a high-performance culture within your team by employing NXP's performance management process.
  • You will drive the development of your team accordingly to the competence and growth strategies.
  • You will nurture and develop relationships with our business partners, foundry partners and 3rd party partners through internalized or collaborative innovation projects.

Job qualification:

  • BE or MS in Electrical/Electronics Engineering with 12+ years of design experience.
  • Significant experience in leading an engineering team.
  • Excellent communication skills with proven experience in international relationships and available for occasional travel.
  • Hands-on experience in digital, analog, mixed-signal design and verification. Specific competence in NVM design and architectures is highly desired.
  • Very good knowledge of quality managed design flows, tools and methodologies.
  • Experience in developing and launching high volume mixed signal products into production including the automotive market.

More information about NXP in India...

#LI-7013

  • Manager - Memory/IP Design Engineering

    3 days ago

    Bengaluru, Karnataka, India NextJobHunt Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Description : Manager - Memory IP Design Engineer (eFuse / MTPM / OTP / MRAM / SRAM) Location : Bangalore, India Employment Type : Full-time About the Role : We are seeking a highly motivated and experienced Manager - Memory IP Design Engineer to lead our Memory IP team. The ideal candidate will bring deep expertise in custom memory circuit design and a...

  • Memory layout design lead

    17 hours ago

    Bengaluru, Karnataka, India M31 Technology Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Memory Layout Lead – Best-in-Class Semiconductor Memory IPsAs a Memory Layout Lead, you will drive the physical design and delivery of high-performance, low-power, and high-density semiconductor memory IPs (SRAM, ROM, register files, CAMs, and more). You will own the complete layout strategy—from bitcell integration to periphery circuits—ensuring...

  • DV Lead/Manager

    5 days ago

    Bengaluru, Karnataka, India PROXELERA PRIVATE LIMITED Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Job Summary : We are seeking an experienced Design Verification Lead with strong expertise in PCIe (Peripheral Component Interconnect Express) and NVMe (Non-Volatile Memory Express) protocols. The ideal candidate will lead verification efforts for high-performance SoC or IP designs, drive verification strategy, and ensure robust coverage and quality...

  • Senior Memory Design Engineer

    1 week ago

    Bengaluru, Karnataka, India Analog Devices Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    About Analog DevicesAnalog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate...

  • Senior Memory Design Engineer

    1 week ago

    Bengaluru, Karnataka, India Analog Devices Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    About Analog DevicesAnalog Devices, Inc. (NASDAQ:ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate...

  • Memory Layout Engineer

    3 days ago

    Bengaluru, Karnataka, India ACL Digital Full time ₹ 6,00,000 - ₹ 18,00,000 per year

    Job Title:Memory Layout EngineerExperience:3+yrsLocation:BangaloreJob Type:Full-timeIndustry:Semiconductors / VLSI / Memory DesignJob Summary:We are looking for aMemory Layout Engineerwith strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for delivering...

  • IP Lead

    2 weeks ago

    Bengaluru, Karnataka, India Tata Electronics (TEPL) Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Seeking for highly skilled Analog IP Design Lead to join the TATA Electronics Business Unit where in the candidate will get to work on a wide range of exciting products and foundry enablement. This job position shall be Tata Semiconductor Manufacturing (TSM) division, based in Dholera/Bangalore. The successful candidate will work with 100% quality and with...

  • Technical Lead, IP Design

    16 hours ago

    Bengaluru, Karnataka, India Google Full time ₹ 15,00,000 - ₹ 30,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience in micro-architecture and coding in one or more of these areas: memory compression, interconnects, coherence, cache, DRAM controller, PHYs.Experience working with Verilog or...

  • Technical Lead, IP Design

    2 weeks ago

    Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience in micro-architecture and coding in one or more of these areas: memory compression, interconnects, coherence, cache, DRAM controller, PHYs.Experience working with Verilog or...

  • Memory Design Engineer

    2 days ago

    Bengaluru, Karnataka, India Org Linked Full time ₹ 1,20,000 - ₹ 1,80,000 per year

    Job Title: Memory Design EngineerLocation: BangaloreExperience: 2+ YearsIndustry: SemiconductorsEmployment Type: Full-timeJob Summary:We are looking for a skilled Memory Design Engineer to join our semiconductor design team in Bangalore. The candidate will be responsible for developing memory compilers and high-performance cache instances for next-generation...