Design Verification Engineer
3 days ago
Introduction
We are seeking a talented and detail-oriented Verification Engineer to join our Artificial Intelligence Hardware Team at EdgeCortix. In this role, you will work closely with design and architecture teams to develop, implement, and optimize advanced verification environments for our next-generation AI SoCs. This position offers the opportunity to contribute to cutting-edge AI hardware development, ensuring the highest standards of performance, reliability, and efficiency in our products.
About Edgecortix
At Edgecortix we are a deep-tech startup revolutionizing edge computing with artificial intelligence and novel high efficiency silicon on chip design. Originating from multiple years of research, our unique AI hardware & software co-design principle and the Dynamic Neural Accelerator AI processor IP are geared towards positively disrupting the rapidly growing artificial intelligence edge hardware space and bring the power of AI and machine learning to all kinds of devices. Our operations are headquartered in Tokyo, Japan, with offices in Singapore, Virginia, California in the US. In addition, we are starting a new Design Center in India, located in Hyderabad.
The Team
As an engineering driven company we are working to define and solve the hardest problems in AI including computer vision, speech, and natural language, geared towards real-time capabilities on small to medium form factor devices. We originated out of multiple years of research, as such at our core we value learning, intellectual curiosity, and self-starters. We have the ambitious goal of enabling cloud-level performance with significantly better energy-efficiency for AI inference at the edge.
Your Role and Responsibilities:
This role is part of the EdgeCortix Artificial Intelligence Hardware Team
- Working closely with the design architecture team and contributing to IP, performance and SoC related verification.
- Playing a key role in development of verification infrastructure, which would involve VIPs, different memory models, monitors, etc.
- Writing configurable testbenches in SystemVerilog/UVM and testbench automation.
- Writing System verilog assertions and maintaining them.
- Writing functional coverage and overall functional and code coverage analysis.
- Working on ASIC power estimation and power-aware verification.
- Working on Gate Level Simulation and Emulators
- Automating tool flows and creation of result reports.
Desired Qualifications:
- 6-7 years of experience in functional verification of blocks/systems using SystemVerilog/UVM.
- Strong understanding of verification techniques including assertions, metric-driven and coverage-driven verification.
- Experience in developing full verification infrastructure from scratch.
- Experience with verification of systems which involve high-speed buses such as AXI4.
- Verification Experience on PCIe or DDR
- Working knowledge of Emulator based verification.
- Experience with gate level simulations and delay modeling.
- Experience with constraint random verification.
- Experience with writing functional coverage and overall code coverage analysis.
- Experience with coverage-driven verification methodology.
- Experience in writing and debugging System Verilog assertions.
- Strong experience in debugging RTL and testbenches.
Preferred Qualification:
- Prior experience in working with VIPs and verification environments which involve VIPs.
- Prior experience in verifying IPs/systems which include PCI-E/DDR (any) protocol.
- Experience with SoC level verification.
- Experience in using Continuous Integration tools such as Jenkins, Gitlab CI, Circle CI.
- Formal Verification techniques
- Emulation based verification
- Experience with scripting languages such as perl/python.
Looking for someone who is passionate to innovate and execute, a high-gear individual with multi-tasking capabilities, ready to solve challenging problems. Ideal candidate is a person who is personable, self-motivated and has excellent written and verbal communication skills.
What's in it for you?
Make a difference: you will have the opportunity to join a well-funded fabless AI semiconductor startup that is disrupting the AI software and hardware co-design space. Be an integral part of its growth and momentum.
Location
Hyderabad is the primary work location, but Bangalore is also available.
And Hybrid Remote working is allowed.
Benefits and Perks
- Highly competitive salary and stock options
- Flex work time
- Top-tier employee benefits
-
Design Verification Engineer
3 weeks ago
Bengaluru, India Eximietas Design Full timeJob Description Title: Design Verification Engineer Experience: 4 Description: Experience in verification of DDR/PCIe/USB/Ethernet protocols Strong knowledge of verification methodologies (UVM/OVM) Proficiency in Verilog/VHDL and SystemVerilog Expertise in using simulation tools such as ModelSim, VCS, etc. Experience with protocol-specific tools (e.g., PCIe...
-
Design Verification Engineer
2 weeks ago
Hyderabad, India Quest Global Full timeJob Description Job Requirements Job Title: Design Verification Engineer We are currently seeking a skilled Design Verification Engineer to join our team on a temporary basis. As a Design Verification Engineer, you will be responsible for ensuring the accuracy and functionality of our designs through rigorous testing and verification processes. Key...
-
We are Hiring Design Verification Engineers
4 days ago
Bengaluru, India Eximietas Design Full timeJob Description Exp: 5+ Years Job Description: - Extensive experience in IP/SOC Verification. - Proficiency in System Verilog and UVM. - Hands-on experience in verifying IP protocols such as PCIe, DDR, USB, Ethernet, CXL, HDMI, MIPI, DSI, CS, GLS, CPU Verification, or other high-speed protocols. - Familiarity with scripting languages like Python, Perl, TCL,...
-
Senior Design Verification Engineer
2 days ago
Hyderabad, India ACL Digital Full timeJob Description Senior Design Verification Engineer Experience : 5-10 years Location : Hyderabad Functional Verification Engineer Role Summary: We are seeking an experienced Functional Verification Engineer with strong expertise in SystemVerilog/UVM to develop and maintain verification environments for block-level and IP-level designs. The ideal candidate...
-
Design Verification Engineer
1 week ago
Hyderabad, Telangana, India Quest Global Full time ₹ 5,00,000 - ₹ 15,00,000 per yearJob Requirements Job Title: Design Verification Engineer We are currently seeking a skilled Design Verification Engineer to join our team. As a Design Verification Engineer, you will be responsible for verifying and validating complex digital designs to ensure they meet the required specifications and standards. Key Responsibilities: Develop and execute...
-
Design Engineer
1 week ago
Bengaluru, India Antal International Network Full timeJob Description Job Description Summary role description: Hiring Design Engineer - Verification for a global leader in electronic design and engineering solutions, empowering innovation in chips and advanced electronic systems. Company description: Our client is a global leader in providing design and engineering solutions, offering advanced tools that...
-
Design Verification Engineer
2 weeks ago
India Xilinx Full timeJob Description WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to...
-
Design Verification Engineer
1 week ago
greater bengaluru area, india Tessolve Full time### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...
-
Design Verification Engineer
1 week ago
greater bengaluru area, india Tessolve Full time### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...
-
Design Verification Engineer
7 days ago
greater bengaluru area, india Tessolve Full time### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional, formal,...