Current jobs related to Semicunductor design engineer - Hyderabad, Telangana - Acesoft Labs
-
Senior Analog Layout Design Engineers
3 weeks ago
Hyderabad, Telangana, India Eximietas Design Full timeHiGreetings from Eximietas DesignWe are actively looking to hire Senior Analog Layout Design Engineers / Leads with (TSMC 5nm preferred) 7–15 years of experience to join our growing team.Locations: Hyderabad.Notice Period: 30 days or less preferred.Job Description:We're seeking highly skilled professionals with a strong background in lower FINFET...
-
Senior Analog Layout Design Engineers
3 weeks ago
Hyderabad, Telangana, India Eximietas Design Full timeHiGreetings from Eximietas DesignWe are actively looking to hire Senior Analog Layout Design Engineers / Leads with (TSMC 5nm preferred) 7–15 years of experience to join our growing team.Locations: Hyderabad.Notice Period: 30 days or less preferred.Job Description:We're seeking highly skilled professionals with a strong background in lower FINFET...
-
Senior Analog Layout Design Engineers
3 weeks ago
Hyderabad, Telangana, India Eximietas Design Full timeHi Greetings from Eximietas Design We are actively looking to hire Senior Analog Layout Design Engineers / Leads with (TSMC 5nm preferred) 7–15 years of experience to join our growing team. Locations: Hyderabad. Notice Period: 30 days or less preferred. Job Description: We're seeking highly skilled professionals with a strong background in lower FINFET...
-
Senior Analog Layout Design Engineers
3 weeks ago
Hyderabad, Telangana, India Eximietas Design Full timeHiGreetings from Eximietas DesignWe are actively looking to hire Senior Analog Layout Design Engineers / Leads with (TSMC 5nm preferred) 7–15 years of experience to join our growing team. Locations: Hyderabad. Notice Period: 30 days or less preferred.Job Description:We're seeking highly skilled professionals with a strong background in lower FINFET...
-
Senior Analog Layout Design Engineers
7 days ago
Hyderabad, Telangana, India Eximietas Design Full timeHiGreetings from Eximietas DesignWe are actively looking to hire Senior Analog Layout Design Engineers / Leads with (TSMC 5nm preferred) 7–15 years of experience to join our growing team. Locations: Hyderabad. Notice Period: 30 days or less preferred.Job Description:We're seeking highly skilled professionals with a strong background in lower FINFET...
-
Design Engineer II
2 weeks ago
Hyderabad, Telangana, India Cadence Design Systems Full time US$ 1,50,000 - US$ 2,00,000 per yearAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Job Description:- The selected candidate will be responsible for RTL Design and Verification & Integration, collaborating closely with Architects and the Verification team.- Ensuring the required design quality through Lint and CDC checks and...
-
Principal Design Engineer
15 hours ago
Hyderabad, Telangana, India Cadence Design Systems Full time ₹ 20,00,000 - ₹ 25,00,000 per yearAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.In-depth understanding of high-speed Serdes/Memory interface circuits like I/O's,PLL's, Clocking, Datapath's.Hands on experience on PCIe Gen3/4/5/6, GDDRx/DDRx/LPDDRx memory interface circuits.Strong Analog Design and I/O Design fundamentals....
-
Interior Designer
3 days ago
Hyderabad, Telangana, India DESIGN BLOX Full time ₹ 9,00,000 - ₹ 12,00,000 per yearLooking for Experienced Interior Designer (atleast 1 year of work experince which is mandatory).Please only apply if you have bachelors degree in either architecture or interior design - job role not for civil engineering graduates.Pay as per market standards.You can check our work at Instagram: design_blox
-
ASIC SOC RTL Design Lead
2 weeks ago
Hyderabad, Telangana, India Eximietas Design Full time ₹ 15,00,000 - ₹ 20,00,000 per yearHi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains. We are Hiring: ASIC SOC RTL Design Leads/Architect. Location: Visakhapatnam, Bangalore (Anywhere in India)Experience: Above 10+ Years. ❖ Minimum Qualifications: Bachelor's degree...
-
Senior Analog Layout Design Lead
3 weeks ago
Hyderabad, Telangana, India Eximietas Design Full timeHiGreetings from Eximietas DesignWe are actively looking to hire Senior Analog Layout Design Engineers / Leads with 7–15 years of experience to join our growing team.Locations: HyderabadNotice Period: 30 days or less preferred.Job Description:We're seeking highly skilled professionals with a strong background in lower FINFET technology nodes (TSMC...
Semicunductor design engineer
2 weeks ago
Hi all ,
we are looking for semiconductor design engineer
exp : 3 - 5 years
location : Hderabad
type : contractual
NP : immediate - 15 days
contact :
Description:
Performs semiconductor design engineering assignments including engineering and designing chip layout circuits, circuit checking, documenting specifications, modifying and evaluating semiconductor devices and components. Reviews product requirements and logic diagrams for device definition. Typically responsible for projects, or portions of projects, to design, fabricate, modify, and evaluate semiconductor devices and components. 3-5 years of experience
• Guide and set the direction for the verification effort within your areas of expertise in any project that the team undertakes.
• Provide verification support to design projects by simulating, analyzing and debugging pre-silicon full chip designs.
• Develop Test cases/Stimulus to increase the functional coverage for all DRAM and emerging memory architectures and features.
• Participate in developing verification methodology and verification environments for advanced DRAM and emerging memory products.
• Co-work with international colleagues on developing new verification flows to take on the challenges in DRAM and emerging memory design.
• Experience with Gate Level Simulations and timing debugs. Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements.
