Analog Mixed-Signal IC Layout Lead

1 week ago


India Astera Labs Full time ₹ 20,00,000 - ₹ 25,00,000 per year

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, PCIe, and UALink semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. Discover more at


Job Overview:



As an Analog Mixed-Signal IC Layout Lead Engineer, you will play a critical role in designing advanced node Bi-CMOS / CMOS products. You will be responsible for managing chip top-level layout and integration along with block level layout design and ensuring successful tapeout. You will work to build state-of-the art high speed circuits minimizing layout parasitics, while applying techniques to reduce skew and crosstalk. Meeting EM/IR compliance requirements is essential. You will ensure strict adherence to DRC, LVS, ANT, and density rules. Additionally, awareness of ESD and latch-up design practices is expected to ensure robust and reliable layout implementations. You will apply a solid foundation in device physics, along with demonstrating a strong three-dimensional understanding of device layout.



You will collaborate with a dynamic, cross-functional team of analog designers and layout engineers across multiple time zones. We are looking for a highly motivated, team-oriented individual who thrives in a collaborative environment.



Basic Qualifications:

  • Bachelor's degree or advanced diploma in Electrical Engineering (EE)

Required Experience:

  • 8+ years of experience in high-speed analog IC layout using Cadence Virtuoso
  • Prior experience with BiCMOS layout is strongly preferred
  • Proven experience handling at least one chip top-level through tapeout
  • Proficiency in layout extraction and parasitic analysis for high-speed circuits
  • Awareness of EMIR and antenna DRC rule-compliant layout practices
  • Experience with Cadence SKILL and TCL scripting is highly recommended

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.



  • india, asia pac ic resources Full time

    I am recruiting for a fabless Analog and Mixed Signal semiconductor company to find an Analog Mixed Signal Design Engineer with expertise in Power Management Integrated Circuit (PMIC) or Phase-Locked Loop (PLL) design. The company offers cutting-edge IC solutions tailored for the Automotive, Industrial, Telecom, and Consumer markets, showcasing innovation...


  • india Astera Labs Full time

    Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, PCIe, and...


  • india ACL Digital Full time

    🚀 We’re Hiring: Analog Layout Engineer | ACL Digital Location: [Specify Location – Bangalore]Experience: 6–10 yearsNotice period - 15 daysIndustry: Semiconductor / Analog & Mixed-Signal DesignKey ResponsibilitiesDevelop and prepare multi-dimensional layouts and detailed drawings of semiconductor devices from schematics and related geometry provided...


  • Hyderabad, Telangana, , India Boltchip Full time ₹ 6,00,000 - ₹ 18,00,000 per year

    Boltchip is a Consulting company based in Singapore and building Innovation Capability Centers for semiconductor engineering clients in ASIA. For one of US MNC clients, we are building their Analog and Mixed signal team.We are seeking experienced RF and Analog/Mixed...


  • Hyderabad, India BOLTCHIP Full time

    Job Description Boltchip is a Consulting company based in Singapore and building Innovation Capability Centers for semiconductor engineering clients in ASIA. For one of US MNC clients, we are building their Analog and Mixed signal team. We are seeking experienced RF and Analog/Mixed-Signal (AMS)Design Engineers to contribute to the design and development of...


  • india ACL Digital Full time

    Experience in Mixed-Signal layouts.Education: B.E./B.Tech. or Masters/M.Tech.Location: Bangalore/ HyderabadMust have TSMC 7nm / 5nm FINFET experience. Additionally, look out for keywords like 22FDX / 12FDX / FDSOI.Should have worked on Mixed-Signal layout blocks like:High-speed SerDes - Transmitter(Tx), Receiver(Rx), PLL, USR, LNA etc.Analog-to-Digital...

  • Lead Engineer

    18 hours ago


    Hyderabad, India Silicon Labs Full time

    Job Description Job Description Meet the Team Join a dynamic Analog & Mixed Signal Design team that delivers end to end siliconfrom architecture to tape out and silicon bring up. We work closely with verification, layout, packaging, and test to create high performance, low power solutions. Collaboration, innovation, and technical excellence define our...


  • Bengaluru, India Altera Full time

    Job Description Job Description - As an Analog Layout Design Engineer, you will play a key role in the development and implementation of complex analog and mixed-signal circuit layouts. You'll lead multiple layout blocks, leveraging advanced process technologies to meet demanding performance, reliability, and integration goals. Key Responsibilities - Designs...


  • India Best NanoTech Full time

    Experience: 8+ Years Location: Remote / India (must support USA/Canada time zone) Travel: Willing to travel to the U.S. for project release (as required)Role Overview:We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor,...


  • India Best NanoTech Full time

    Experience: 8+ Years Location: Remote / India (must support USA/Canada time zone) Travel: Willing to travel to the U.S. for project release (as required) Role Overview: We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor,...