STA & Synthesis Engineer
7 days ago
Work with design and architecture teams to define and generate timing constraints that specify the desired timing requirements for the design.
Set up and configure STA tools (e.g., Cadence Encounter, Synopsys PrimeTime) for the analysis, including library characterization, delay models, and clock definitions.
Perform static timing analysis to evaluate setup and hold times, clock-to-q delays, and other timing metrics. Ensure that the design meets timing requirements for various corners and operating conditions (e.g., process, voltage, temperature variations).
Identify and analyze asynchronous signals crossing between different clock domains to ensure proper synchronization and to avoid metastability issues.
Define and analyze multicycle paths and false paths to accurately capture the designs timing constraints.
Collaborate with RTL and physical design teams to achieve timing closure by optimizing the design or constraints. Perform incremental and formal ECO (Engineering Change Order) analysis to address timing issues.
Work with CTS engineers to ensure that the clock tree meets timing requirements and minimizes clock skew and jitter.
Perform post-layout STA to account for parasitic capacitance and resistance effects introduced during the physical design phase. Identify and resolve timing violations and sign-off on the final timing closure.
Analyze timing margins to account for variability and manufacturing process variations, ensuring robust operation.
Prepare detailed timing analysis reports, including timing paths, violations, and suggestions for timing optimization.
Collaborate closely with RTL designers, physical designers, DFT (Design for Test) engineers, and verification teams to resolve timing-related issues.
Contribute to the development and improvement of STA methodologies and flows to enhance efficiency and accuracy.
-
RTL Synthesis and STA
7 hours ago
Bengaluru, Hyderabad, India Acesoft Labs Full time ₹ 6,00,000 - ₹ 18,00,000 per yearDear Candidate,We are hiring for our esteemed client for the role STA & Synthesis Engineer.Exp - 3+ YearsNP - Immediate to 15 DaysLocation - Bangalore, Hyd (WFO)JD -Synthesis & STA Engineers:Synthesis & STA engineers will perform RTL Synthesis to achieve the best Performance/Power/Area of the designs, DFT insertions that include MBIST and SCAN, setup Timing...
-
STA/Synthesis Engineer
7 days ago
Greater Bengaluru Area, India 7Rays Semiconductors Full time ₹ 15,00,000 - ₹ 25,00,000 per year4+ years experience in STA/SynthesisHand-on Experience and Comprehensive knowledge of Synthesis and Static Timing Analysis.Synthesis Quality with FE Inputs, LEC environment, UPF Cleanup, Generic Partition level UPF ? and VCLP Signoff.USER mode SDC (will have generic dft constraints), Generic DFT SDC, GCA, Flat Timing convergence, Timing Signoff, Merging...
-
Sta, Synthesis
7 days ago
Bengaluru, Karnataka, India Wafer Space Full time**Why Work With Wafer Space**: At Wafer Space, we believe that each position is a career path; not just a job. As a member of our team you are valued for your efforts and career growth is driven entirely by your performance and not by your years of experience. We will personally work with you to set up a career plan for you to assist you in achieving your...
-
Senior Staff Engineer-STA(Synthesis)
8 hours ago
Bengaluru, Karnataka, India Infineon Technologies Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWrite and implement block level and top-level constraints for Synthesis, Static Timing Analysis.Job Description In your new role you will:Implement high-performance, low-power, and area-efficient digital designs.Write and implement block level and top-level constraints for Synthesis, Static Timing Analysis .Optimize designs for power, performance, and area,...
-
STA Synthesis Engineer
7 days ago
Bengaluru, India L&T Technology Services Full timeL&T Technology is looking to hire for STA Engineers. Job Location : Bangalore Detailed JD is below :: JD For STA Engineer-6+ ’ experience • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with...
-
STA Synthesis Engineer
1 day ago
Bengaluru, India L&T Technology Services Full timeL&T Technology is looking to hire for STA Engineers.Job Location : BangaloreDetailed JD is below ::JD For STA Engineer-6+ ’ experience• Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs.• Can work closely with FE team for constraints development and constraints cleanup.• Work with...
-
STA Synthesis Engineer
1 week ago
Bengaluru, India L&T Technology Services Full timeL&T Technology is looking to hire for STA Engineers.Job Location : BangaloreDetailed JD is below ::JD For STA Engineer-6+ ’ experience• Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs.• Can work closely with FE team for constraints development and constraints cleanup.• Work with...
-
STA Synthesis Engineer
1 week ago
Bengaluru, India L&T Technology Services Full timeL&T Technology is looking to hire for STA Engineers. Job Location : Bangalore Detailed JD is below ::JD For STA Engineer-6+ ’ experience • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with...
-
STA Synthesis Engineer
7 days ago
Bengaluru, India L&T Technology Services Full timeL&T Technology is looking to hire for STA Engineers. Job Location : Bangalore Detailed JD is below :: JD For STA Engineer-6+ ’ experience • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with...
-
STA Synthesis Engineer
1 week ago
Bengaluru, India L&T Technology Services Full timeL&T Technology is looking to hire for STA Engineers. Job Location : Bangalore Detailed JD is below ::JD For STA Engineer-6+ ’ experience • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with...
