SoC Senior Design and Integration Engineer, Cloud
1 week ago
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
- 5 years of experience in ASIC/SoC development with Verilog/SystemVerilog.
- Experience in one or more SoC Integration domains and flows (Clocking or debug or fabrics/NoC or Security or low power methodologies).
- Experience in ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).
Preferred qualifications:
- Experience with programming languages (e.g., Python, C/C++ or Perl).
- Experience in SoC designs and integration flows.
- Knowledge of bus architectures, fabrics/NoC or memory hierarchies.
- Knowledge of high performance and low power design techniques.
About the job
In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
In this role, you will be part of a team developing SoCs used to accelerate machine learning computation in data centers. You will solve technical problems with innovative and practical logic solutions, and evaluate design options with complexity, performance, power and area in mind. You will collaborate with members of architecture, verification, power and performance, physical design etc. to specify and deliver high quality designs for next generation data center accelerators.Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.
Responsibilities
- Own microarchitecture, implementation and Integration of SoC Chassis and subsystems.
- Perform Quality check flows like Lint, CDC, RDC, VCLP.
- Drive design methodology, libraries, debug, code review in coordination with other IPs Design Verification (DV) teams and physical design teams.
- Identify and drive Power, Performance and Area improvements for the domains owned.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .
-
Bengaluru, Karnataka, India Google Full time ₹ 15,00,000 - ₹ 20,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.4 years of experience in ASIC development with Verilog/SystemVerilog, VHDL, or Chisel.Experience in ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).Experience...
-
Senior SOC Design Verification Engineer
2 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full time ₹ 15,00,000 - ₹ 20,00,000 per yearHi All,Greetings' fromEximietas Design....We are HiringSenior SOC Design Verification Engineer.Experience:8+ years.Location:Bengaluru or Hyderabad or Visakhapatnam.Job Description:We are seeking an experienced and highly skilledSenior SOC Design Verification Engineerwith a strong background inPCIE (Peripheral Component Interconnect Express)to join our team....
-
Senior ASIC/SoC Design Engineer
6 days ago
Bengaluru, Karnataka, India beBeeASIC Full time ₹ 1,04,000 - ₹ 1,30,878Senior ASIC/SoC Design Engineer Job Description:This is a key role for a highly skilled and experienced Senior ASIC/SoC Design Engineer to join our organization.The successful candidate will be responsible for leading the design of complex SoCs, collaborating with cross-functional teams, and ensuring timely delivery of projects.Key Responsibilities:Lead the...
-
Lead Soc Design integration Engineer
2 weeks ago
Bengaluru, Karnataka, India AMD Full time ₹ 1,04,000 - ₹ 1,30,878 per yearOverview:WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....
-
SOC Design Engineer
2 weeks ago
Bengaluru, Karnataka, India beBeeSocdesign Full time ₹ 15,00,000 - ₹ 28,00,000Job Title: SOC Design EngineerJob Summary:We are seeking an experienced SOC design engineer to join our team. The successful candidate will have a strong background in logic design, micro-architecture, and RTL coding, as well as hands-on experience with SoC design and integration for complex SoCs.Key Responsibilities:Design and develop high-performance SoCs...
-
Senior SoC Integration Specialist
2 weeks ago
Bengaluru, Karnataka, India beBeeEngineer Full time ₹ 15,00,000 - ₹ 20,00,000Job Opportunity: Register Transfer Level EngineerWe are seeking a highly skilled SoC Integration Engineer with expertise in RTL coding and SoC integration flows.The ideal candidate should have hands-on experience with SpyGlass Lint, CDC, DC Synthesis, and VCLSP, as well as strong scripting knowledge.Key Responsibilities:Integrate IP blocks into SoC at the...
-
Senior Cybersecurity SOC Engineer
2 weeks ago
Bengaluru, Karnataka, India CA One Tech Full time ₹ 15,00,000 - ₹ 28,00,000 per yearRole & responsibilitiesAbout the Role:The Senior Cybersecurity SOC Engineer role is a key position within CA One Tech Cloud Clients. This role involves designing scalable applications and ensuring the delivery of high-quality projects.Key Responsibilities:Design and build SOC infrastructure using Microsoft Sentinel and SOARLead deep investigations using...
-
SoC Design Engineer
2 weeks ago
Bengaluru, Karnataka, India Syntiant Corp Full time US$ 1,20,000 - US$ 2,00,000 per yearSummary Description:Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, is looking for an experienced and talented SoC Design Engineer.The SoC Design Engineer will be responsible for developing Syntiant's next generation Neural Decision Processor SoCs. The ideal candidate will be a self-starter who can execute all...
-
SOC Design
2 weeks ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 15,00,000 - ₹ 28,00,000 per yearJob Area:Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:Experience in Logic design /micro-architecture / RTL coding is a must.Must have hands on experience with SoC design and integration for complex SoCs.Experience inVerilog/System-Verilogis a must.knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset/debug architecture...
-
Senior SoC Integration Specialist
2 weeks ago
Bengaluru, Karnataka, India beBeeSoCIntegration Full time ₹ 15,00,000 - ₹ 20,00,000Job Opportunity:We are seeking a skilled System-on-Chip (SoC) Integration Specialist with strong expertise in Register Transfer Level (RTL) coding and SoC integration flows.The ideal candidate should have hands-on experience with SpyGlass Lint, CDC, DC Synthesis, and VCLSP, along with scripting knowledge.Key Responsibilities:Integrate IP blocks into SoC at...