Senior Principal Engineer

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

The Data Centre Engineering Group develops Custom Silicon products tailored for the Data Centre market, focusing on cutting-edge Accelerated Infrastructure solutions for Networking, Switching, Connectivity, and Compute. The team works on high-performance and scalable architectures, ensuring optimized performance, power efficiency, and reliability to meet evolving data center demands. By collaborating across multiple teams, the group delivers best-in-class silicon solutions that drive innovation in next-generation data center applications.

What You Can Expect

• Lead the DV execution and sign-off for the entire IP, Subsystem and SoC
• Define and drive improvements in DV processes for efficient and high-quality execution
• Collaborate with IP, Subsystem, and SoC teams on test plan creation, testbench architecture, and milestone reviews
• Work closely with Design and DV teams across IP, Subsystem, and SoC levels for test plan development, execution, debug, coverage closure, and gate-level simulations
• Coordinate with cross-functional teams including Architecture, Chip Lead, Emulation, and Program Management to drive SoC-level DV execution
• Partner with Silicon bring-up and Firmware teams to support post-silicon validation and bring-up activities
• Own and debug simulation failures to identify and resolve root causes
• Architect and implement simulation testbenches using UVM
• Develop and execute test plans to verify design correctness and performance
• Collaborate with logic designers for thorough verification coverage and closure

What We're Looking For

• Bachelor's degree in CS/EE with 22+ years of relevant experience or Master's degree in CS/EE with 20+ years of relevant experience
• Strong background in IP and SoC verification methodologies and testbench development using Verilog, SystemVerilog, UVM, and C/C++
• Deep understanding of verification techniques including object-oriented programming, white-box/black-box testing, directed/random testing, formal verification, coverage analysis, and gate-level simulations
• Proven experience in DV sign-off for Functional, Power, Performance, and Security metrics
• Strong knowledge of Unix/Linux environments; scripting experience in Shell, Perl, or Python is a plus
• Demonstrated analytical and problem-solving capabilities
• Ability to manage multiple tasks in a fast-paced, dynamic environment
• Excellent interpersonal, teamwork, and communication skills
• Proven ability to interface across all levels of internal and external stakeholders
• Experience leading DV execution and sign-off for complex SoCs
• Hands-on involvement in 10+ successful tape-outs and post-silicon bring-up

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity
 

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
 
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-CP1

---