Staff Mask Layout Designer

5 days ago


Hyderabad, India Advanced Micro Devices, Inc Full time

Overview:
**WHAT YOU DO AT AMD CHANGES EVERYTHING**

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. This is who we are at our best. One Company. One Team.

AMD together we advance_

**Responsibilities**:
Job Requirements:

- Responsible to provide technical guidance to the team and coordination with circuit designers
- Efficient in handling designs from across the globe
- Responsible for independent planning and execution of layout for various designs in 7nm technology node and below
- Hands on experience in all stages of the design such as Floorplanning, Placement, Layout, Physical Verification etc.
- Strong debug capabilities with parasitic extraction, LVS/DRC and other Physical verification checks
- Knowledge of scripting languages like SKILL, PERL, TCL etc. is desirable
- Strong problem solving skills
- Excellent communication skills
- Sound knowledge of device matching, pitch matching, double patterning and other Layout Dependent Effects
- Sound knowledge of pads arrangements and ESD/Latch-up requirements

LI-SR4

Qualifications:

- Benefits offered are described: _AMD benefits at a glance.


  • Layout/Mask Designer

    2 weeks ago


    Hyderabad, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INRLocation : Hyderabad TSMC : Yes Description:Responsible for Design and development of critical analog, mixed-signal, custom digitalblock, and full chip level integration support. - Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must. - Perform layout verification like LVS/DRC/Antenna, quality check and...

  • layout/Mask designer

    2 weeks ago


    Hyderabad, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INRLocation : Hyderabad TSMC : Yes Description:Responsible for Design and development of critical analog, mixed-signal, custom digitalblock, and full chip level integration support.• Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must.• Perform layout verification like LVS/DRC/Antenna, quality check and...

  • layout/Mask designer

    2 weeks ago


    Hyderabad, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INRLocation : Hyderabad TSMC : Yes Description:Responsible for Design and development of critical analog, mixed-signal, custom digitalblock, and full chip level integration support.• Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must.• Perform layout verification like LVS/DRC/Antenna, quality check and...

  • layout/Mask designer

    2 weeks ago


    Hyderabad, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INRLocation : Hyderabad TSMC : Yes Description:Responsible for Design and development of critical analog, mixed-signal, custom digitalblock, and full chip level integration support.• Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must.• Perform layout verification like LVS/DRC/Antenna, quality check and...

  • layout/Mask designer

    2 weeks ago


    Hyderabad, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INRLocation : HyderabadTSMC : YesDescription:Responsible for Design and development of critical analog, mixed-signal, custom digitalblock, and full chip level integration support.• Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must.• Perform layout verification like LVS/DRC/Antenna, quality check and...

  • Layout/Mask Designer

    2 weeks ago


    Hyderabad, India Whatjobs IN C2 Full time

    Layout/Mask Designer 3_INR Location : Hyderabad TSMC : Yes Description: Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support. - Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must. - Perform layout verification like LVS/DRC/Antenna, quality check and...

  • layout/Mask designer

    3 weeks ago


    Hyderabad, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INR Location : Hyderabad TSMC : Yes Description: Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support. • Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must. • Perform layout verification like LVS/DRC/Antenna, quality check and...

  • layout/Mask designer

    2 weeks ago


    Hyderabad, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INR Location : Hyderabad TSMC : Yes Description: Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support. • Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must. • Perform layout verification like LVS/DRC/Antenna, quality check and...


  • Hyderabad, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INRLocation : Hyderabad TSMC : YesDescription: Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support. • Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must. • Perform layout verification like LVS/DRC/Antenna, quality check and...

  • Layout/Mask designer

    2 weeks ago


    Hyderabad, India SysTechCorp Inc Full time

    JobTitle : Layout/Mask Designer 3_INRLocation : BangaloreRole and Responsibilities:• Responsible for Design and development of critical analog, mixed-signal, custom digitalblock and full chip level integration support.• Perform layout verification like LVS/DRC/Antenna, quality check and documentation.• Responsible for on-time delivery of block-level...