Design Verification Engineer
2 months ago
Job Description: ASIC Design Verification Engineer
Position: ASIC Design Verification Engineer
Experience: 5 to 20+ years
Location: (Specify Location)
---
Job Summary:
We are seeking a highly skilled ASIC Design Verification Engineer with extensive experience in various verification methodologies. The ideal candidate will have a deep understanding of functional, formal, CPU, and GLS verification. The role requires expertise in SoC and IP level verification, particularly with high-speed protocols. This position demands a thorough knowledge of verification techniques, tools, and processes to ensure the highest quality in our ASIC designs.
---
Key Responsibilities:
- Develop and execute comprehensive verification plans for ASIC designs.
- Utilize various verification methodologies, including functional, formal, CPU, and GLS verification.
- Conduct SoC level verification, ensuring integration and functionality of multiple IPs.
- Implement IP verification strategies for high-speed protocols such as PCIe, USB, Ethernet, DDR, MIPI, and others.
- Collaborate with design and architecture teams to understand design specifications and requirements.
- Create, maintain, and enhance testbenches and simulation environments.
- Perform coverage analysis and closure to ensure all scenarios are tested.
- Debug and resolve complex design and verification issues.
- Document and present verification results to cross-functional teams.
- Mentor junior engineers and contribute to the continuous improvement of verification processes.
---
Required Skills and Qualifications:
- **Experience:** 5+ to 20+ years in ASIC design verification.
- **Education:** Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
- **Languages and Methodologies:**
- Proficient in SystemVerilog, UVM (Universal Verification Methodology), C/C++.
- Strong understanding of OO (Object-Oriented) concepts.
- Experience in writing assumptions, sequences, virtual sequences, tests, and coverage closures.
- Knowledge of UVM factory and configurations, UVM callbacks.
- **Tools:**
- Simulation tools: VCS, ModelSim, Questa, etc.
- Formal verification tools: JasperGold, VC Formal, etc.
- GLS tools: Synopsys, Cadence, or Mentor tools.
- Debug tools: Verdi, DVE, SimVision, etc.
- Coverage tools: Specman, Coverage Analyzer, etc.
- **Protocols:**
- High-speed protocols: PCIe, USB, Ethernet, DDR, MIPI, SATA, SerDes, etc.
- SoC level protocols: AMBA (AXI, AHB, APB), ARM CoreSight, etc.
- **Techniques:**
- Assertion-based verification.
- Random and directed test methodologies.
- Power-aware verification.
- Performance and throughput analysis.
- Emulation and prototyping.
---
SoC Level Verification:
- **Responsibilities:**
- Verify the integration of various IP blocks within the SoC.
- Ensure proper functionality and communication between different IPs.
- Utilize techniques such as simulation, emulation, and formal methods.
- Perform power and performance analysis.
- Validate system-level features and use cases.
- **Required Knowledge:**
- Advanced knowledge of SoC architectures.
- Experience with ARM cores and subsystems.
- Familiarity with interconnects and communication protocols.
---
Subsystem Level Verification:
- **Responsibilities:**
- Verify individual subsystems such as memory controllers, interconnects, and peripheral interfaces.
- Ensure subsystem integration within the larger SoC context.
- Develop and execute detailed verification plans specific to each subsystem.
- **Required Knowledge:**
- Deep understanding of subsystem-level protocols and interfaces.
- Experience with verification of memory interfaces (DDR, LPDDR), high-speed interfaces (PCIe, Ethernet), and peripheral interfaces (I2C, SPI, UART).
---
Soft Skills:
- Strong analytical and problem-solving skills.
- Excellent communication and collaboration abilities.
- Ability to work independently and as part of a team.
- Leadership skills for mentoring junior engineers.
Preferred Qualifications:
- Prior experience in leading verification projects.
- Contributions to industry standards or verification methodologies.
- Publications or patents in the field of ASIC verification.
This job description is designed to be inclusive of engineers at different stages of their careers, ensuring that all methodologies and verification levels are covered comprehensively.
ay range and compensation package: Pay range or salary or compensation
Equal Opportunity Statement: Include a statement on commitment to diversity and inclusivity.
How to Apply: Please submit your resume and a cover letter outlining your experience and qualifications to email ID - or 9880707688
Disclaimer -
At Tessolve, we are committed to fostering a workplace that embraces and celebrates diversity in all its forms. We believe that diverse teams drive innovation, creativity, and success. We are dedicated to creating an inclusive environment where all employees, regardless of their race, color, religion, gender, gender identity or expression, sexual orientation, national origin, genetics, disability, age, or veteran status, feel valued and respected. We believe in fair and equitable treatment for all employees and aim to eliminate any biases or barriers that may hinder personal or professional growth .
- Seniority Level
- Mid-Senior level
- Industry
- Semiconductor Manufacturing
- Employment Type
- Full-time
- Job Functions
- Engineering
- Skills
- C++
-
Lead design verification engineer
2 weeks ago
Bangalore, India Eximietas Design Full timeJob Overview: Job Title: Design Verification Engineer 10+ Years Experience Location - Bangalore, Ahmedabad, Hyderabad, Chennai, Bhubaneswar We are seeking an experienced and highly skilled Lead Design Verification Engineer with a minimum of 10 years of hands-on experience in Design Verification. As a key member of our team, you will play a pivotal...
-
Lead Design Verification Engineer
2 weeks ago
Bangalore, India Eximietas Design Full timeJob Overview: Job Title: Design Verification Engineer 10+ Years Experience Location - Bangalore, Ahmedabad, Hyderabad, Chennai, Bhubaneswar We are seeking an experienced and highly skilled Lead Design Verification Engineer with a minimum of 10 years of hands-on experience in Design Verification. As a key member of our team, you will play a pivotal...
-
Senior Design Verification Engineer
3 months ago
bangalore, India Eximietas Design Full timeWe’re Hiring! DesignVerification EngineerAre you passionate about ensuring top-notch quality in chip design? Join our team as a DesignVerification Engineer and be a key player in validating cuttingedge semiconductor designs! Key Responsibilities:Develop and execute comprehensive test plans for verification of complex digital designs.Create and maintain...
-
bangalore, India Eximietas Design Full timeJob Overview:Job Title: Design Verification Engineer10+ Years ExperienceLocation - Bangalore, Ahmedabad, Hyderabad, Chennai, BhubaneswarWe are seeking an experienced and highly skilled Lead Design Verification Engineer with a minimum of 10 years of hands-on experience in Design Verification. As a key member of our team, you will play a pivotal role in...
-
Design verification engineer
2 months ago
Bangalore, India Tessolve Full timeJob Description: ASIC Design Verification Engineer Position: ASIC Design Verification Engineer Experience: 5 to 20+ years Location: (Specify Location)--- Job Summary: We are seeking a highly skilled ASIC Design Verification Engineer with extensive experience in various verification methodologies. The ideal candidate will have a deep understanding of...
-
Design Verification Engineer
2 months ago
bangalore, India Tessolve Full timeJob Description: ASIC Design Verification EngineerPosition: ASIC Design Verification EngineerExperience: 5 to 20+ yearsLocation: (Specify Location)---Job Summary:We are seeking a highly skilled ASIC Design Verification Engineer with extensive experience in various verification methodologies. The ideal candidate will have a deep understanding of functional,...
-
Design Verification Engineer
2 months ago
Bangalore, India Sintegra Inc. Full timePosition Summary: We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in Bangalore location. Responsibilities: 5+ Years of experience. Develop...
-
Design Verification Engineer
2 months ago
bangalore, India Tessolve Full timeJob Description: ASIC Design Verification Engineer Position: ASIC Design Verification Engineer Experience: 5 to 20+ years Location: (Specify Location) --- Job Summary: We are seeking a highly skilled ASIC Design Verification Engineer with extensive experience in various verification methodologies. The ideal candidate will have a deep understanding of...
-
Design Verification Engineer
2 months ago
Bangalore, India L&T Technology Services Full timeJob Description DV Positions: Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification Develop functional tests based on verification test plan Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage Debug, root-cause and...
-
Design verification engineer
2 months ago
Bangalore, India L&T Technology Services Full timeJob Description DV Positions: Define and implement IP/So C verification plans, build verification test benches to enable IP/sub-system/So C level verification Develop functional tests based on verification test plan Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage Debug, root-cause and...
-
Design Verification Engineer
2 months ago
bangalore, India L&T Technology Services Full timeJob Description DV Positions:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verificationDevelop functional tests based on verification test planDrive Design Verification to closure based on defined verification metrics on test plan, functional and code coverageDebug, root-cause and resolve...
-
Design Verification Engineer
3 months ago
bangalore, India L&T Technology Services Full timeJob Description DV Positions:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verificationDevelop functional tests based on verification test planDrive Design Verification to closure based on defined verification metrics on test plan, functional and code coverageDebug, root-cause and resolve...
-
Design verification engineer
2 months ago
Bangalore City, India Tessolve Full timeJob Description: ASIC Design Verification Engineer Position: ASIC Design Verification Engineer Experience: 5 to 20+ years Location: (Specify Location)---Job Summary: We are seeking a highly skilled ASIC Design Verification Engineer with extensive experience in various verification methodologies. The ideal candidate will have a deep understanding of...
-
Senior Design Verification Engineer
19 hours ago
Bangalore, India Leadsoc Full timeJob Title : Senior Design Verification Engineer (PCIe Experience). Job Description : We are seeking a highly skilled Senior Design Verification Engineer with expertise in PCIe protocols and a minimum of 5 years of experience in design verification. This role will be key in ensuring high-quality digital design verification for our advanced hardware products....
-
Senior Design Verification Engineer
2 months ago
bangalore, India LeadSoc Technologies Pvt Ltd Full timeJob Title : Senior Design Verification Engineer (PCIe Experience)Job Description : We are seeking a highly skilled Senior Design Verification Engineer with expertise in PCIe protocols and a minimum of 5 years of experience in design verification. This role will be key in ensuring high-quality digital design verification for our advanced hardware...
-
Design verification engineer
4 weeks ago
Bangalore, India Tech Mahindra Full timeHi Folks, We are hiring for Design Verification Engineer Exp- 5-20 years Location- Bangalore/ Kochi/ Ahemdabad / Vizag JD Design verification of IP-level, So C -level and/or block-level/sub-system-level designs Experience in developing verification plan/verification methodology/flows from scratch Hands-on expertise with UMV (or similar)...
-
Senior design verification engineer
2 months ago
Bangalore, India HCLTech Full timeJob Summary: We are seeking a highly skilled Design Verification Engineer (DV) to join our growing team and play a vital role in ensuring the quality and functionality of our advanced ASICs and So Cs. This position requires a strong foundation in verification methodologies and the ability to handle complex verification tasks. You will be instrumental in...
-
Design verification engineer
2 months ago
Bangalore, India EInfochips Full timeAbout the Company Greetings of the day!!! This is regarding a Job opportunity with e Infochips as we are having a position of Verification engineer for Pune/ Bangalore/ Ahmedabad/ Noida/ Chennai. About the Role Experience- 4+ years Relevant Experience Responsibilities Must have expertise in ASIC verification methodologies and ASIC design flow ...
-
Senior Design Verification Engineer
2 months ago
bangalore, India LeadSoc Technologies Pvt Ltd Full timeJob Title: Senior Design Verification Engineer (PCIe Experience)Job Description: We are seeking a highly skilled Senior Design Verification Engineer with expertise in PCIe protocols and a minimum of 5 years of experience in design verification. This role will be key in ensuring high-quality digital design verification for our advanced hardware...
-
Design Verification Engineer
2 months ago
bangalore, India eInfochips (An Arrow Company) Full timeAbout the CompanyGreetings of the day!!! This is regarding a Job opportunity with eInfochips as we are having a position of Verification engineer for Pune/ Bangalore/ Ahmedabad/ Noida/ Chennai.About the RoleExperience- 4+ years Relevant ExperienceResponsibilitiesMust have expertise in ASIC verification methodologies and ASIC design flowExperience working of...
