ASIC Design Engineer

19 hours ago

Bangalore, India ACL Digital Full time

ASIC Design Engineer

We are seeking a skilled ASIC Design Engineer with a solid background in digital design , RTL coding , and ASIC development . The ideal candidate will have extensive experience in designing, developing, and optimizing high-performance ASICs, with a strong focus on SystemVerilog or VHDL . This role will involve taking designs from concept to tape-out, working in a collaborative environment with cross-functional teams, and ensuring that designs meet performance, area, and power requirements.

Key Responsibilities:

  • Digital RTL Design: Design and implement high-performance RTL using SystemVerilog or VHDL for complex ASIC designs.
  • Architecture Development: Contribute to the design and specification of digital architectures and system-level components, including processors , memory controllers , and high-speed interfaces.
  • Synthesis & Optimization: Perform logic synthesis , timing analysis , and optimize for area , power , and performance (PPA) during the design process.
  • Design Integration: Integrate and interface complex digital blocks into a cohesive system-on-chip (SoC) or ASIC .
  • Verification: Collaborate with the verification team to develop testbenches , perform functional simulation , and ensure correctness and robustness of designs.
  • Timing Closure: Work on timing closure for your designs using static timing analysis (STA) tools and ensure all designs meet required timing constraints.
  • Design for Low Power: Implement low-power design techniques , such as clock gating , power gating , and dynamic voltage scaling .
  • Collaboration: Work closely with cross-functional teams, including physical design , verification , software , and quality assurance teams, to ensure successful integration and deployment of ASIC designs.
  • Documentation: Produce detailed design documentation, including design specifications , test plans , and simulation results , and track progress against development milestones.
  • Debugging & Optimization: Use simulation tools and hardware debugging techniques to troubleshoot design issues and improve performance, timing, and power.

Required Qualifications:

  • Bachelor’s or Master’s degree in Electrical Engineering , Computer Engineering , or a related field.
  • 4+ years of hands-on experience in ASIC design and RTL development.
  • Expertise in RTL coding using SystemVerilog or VHDL .
  • In-depth knowledge of digital design principles , including finite state machines (FSMs) , timing analysis , clocking schemes , and synchronous design .
  • Familiarity with ASIC design flow , including synthesis , place and route , timing closure , and power optimization .
  • Experience with simulation tools like ModelSim , VCS , or Questa for functional verification.
  • Knowledge of static timing analysis (STA) and timing closure techniques.
  • Strong understanding of power analysis and implementation of low-power design methodologies.
  • Experience with hardware debugging tools (e.g., logic analyzers , oscilloscopes , protocol analyzers ) for bringing up prototypes.
  • Excellent communication skills and the ability to collaborate effectively with cross-functional teams.

Experience: 4 to 10 Years

Location: Bangalore / Hyderabad

  • Leading ASIC Design Layout Engineer

    1 week ago

    Bengaluru / Bangalore, Hyderabad / Secunderabad, Telangana, India beBeePhysicalDesign Full time US$ 80,000 - US$ 1,50,000

    Job Title: ASIC Design Layout EngineerWe are seeking an experienced ASIC Design Layout Engineer to join our team. The successful candidate will be responsible for the top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing...

  • Senior Design Verification Engineer

    19 hours ago

    Bangalore, India Prodapt ASIC services (Formerly Innovative Logic) Full time

    Key job responsibilities: As a Senior Design Verification Engineer, you will define verification methodology and implement the corresponding verification plan for the SoC. You will participate in the design verification and bring-up of the SoC by writing relevant tests, coverages, assertions, developing automation infrastructure, debugging code, test...

  • Senior Design Verification Engineer

    33 minutes ago

    bangalore, India Prodapt ASIC services (Formerly Innovative Logic) Full time

    Key job responsibilities: As a Senior Design Verification Engineer, you will define verification methodology and implement the corresponding verification plan for the SoC. You will participate in the design verification and bring-up of the SoC by writing relevant tests, coverages, assertions, developing automation infrastructure, debugging code, test...

  • ASIC RTL Engineer

    19 hours ago

    Bangalore, India Wipro Full time

    Senior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols) Exp - 4 - 20 Location :Bengaluru, Hyderabad, Pune, Noida, Kochi Expertise in SoC subsystem/IP design Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog In depth knowledge on RTL quality checks...

  • ASIC RTL Design Engineer

    19 hours ago

    Bangalore, India 7hillsTS Full time

    Key skills with hand on: ASIC,RTL Design, VLSI-SOC ,AMBA, Lint, CDC, Synopsys LintCDC/VerdiXcellium/Synopsys DC. Experience: 5 - 25 years Work Location: Trivandrum, Bangalore, Hyderabad, Chennai, Pune Education: Engineering (excluding Mechanical/Civil) Detailed JD: IP RTL design targeted for SOC, Static checks, some basic protocols ...

  • ASIC Test Engineer

    17 minutes ago

    bangalore, India Canvendor Full time

    #Urgent_Opening_for_Canvendor #Hiring: ASIC Test Engineer (5-15 Years Experience) | Bangalore | Hyderabad| Pune| Immediate Joiners Preferred Job Title: ASIC Test EngineerLocation: Bangalore/ Hyderabad/ PuneExperience Level: 5-15 YearsNotice Period : Immediate to 15 Days Key Requirements:Test development on an Advantest V93000 platform using SmarTest 8 for...

  • ASIC RTL Engineer 4+ years Bangalore

    11 hours ago

    Bangalore Urban, India ACL Digital Full time

    RTL Design: Design and implement RTL code for ASICs in Verilog or SystemVerilog. Create high-quality, reusable, and maintainable RTL code for complex digital systems.Architecture Design: Work closely with architects to understand the high-level design specifications and translate them into efficient RTL code. Participate in defining micro-architecture for...

  • RTL Design Engineer

    19 hours ago

    Bangalore, India ACL Digital Full time

    Hi Folks ACL Digital is Hiring! Experience: 4 - 5+ Years Location: Bangalore / Hyderabad Looking: Immediate to 20 days Hiring | RTL Design Engineer Strong experience in RTL Design using Verilog/System Verilog Exposure to complex SoC/ASIC design and integration Hands-on with synthesis, Lint, CDC preferred Share resume at Thanks, ...

  • Senior Engineer, Design Verification Engineering

    19 hours ago

    Bangalore, India ACL Digital Full time

    Hi All, ACL Digital is hiring #Senior #Design #Verification Engineer! Experience: 4 Years Location: Bangalore / Hyderabad Notice Period: Immediate to 30 Days Preferred! We're seeking experienced professionals ASIC/SoC verification. If you have expertise in UVM/System Verilog, proficiency in scripting languages like Python/Perl/TCL, and a strong...

  • Design Verification Engineer

    19 hours ago

    Bangalore, India ACL Digital Full time

    Hi All, ACL Digital is hiring #Senior #Design #Verification Engineer! Experience: 4 Years Location: Bangalore / Hyderabad Notice Period: Immediate to 30 Days Preferred! We're seeking experienced professionals ASIC/SoC verification. If you have expertise in UVM/System Verilog, proficiency in scripting languages like Python/Perl/TCL, and a...