Current jobs related to Lead Physical Design Engineer - bangalore - L&T Technology Services


  • bangalore, India Tessolve Full time

    Hi, Hi, I am excited to announce that #Tessolve is hiring for #LeadPhysicalDesignEngineer in #Bangalore! Responsibilities: Experience in leading & managing the physical design team to deliver high-quality physical design solutions for complex ASIC/SOCs. Experience in the entire physical design flow: floor planning, placement, clock tree synthesis (CTS),...


  • bangalore, India UST Full time

    Job Title: Physical Design (PD) Engineer/ Senior PD Engineer/ Lead PD EngineerCompany: UST GlobalLocation: BangaloreExperience Level: 4+ years, 7+ years, 10+ yearsJob Description:UST Global is seeking a skilled Physical Design (PD) Engineer to drive advanced RTL-to-GDSII implementation for cutting-edge semiconductor projects. The ideal candidate will...


  • bangalore, India Wipro Full time

    Job Description: Lead Physical Design Engineer Experience: 8-15yrs Location: Bangalore / Hyderabad / Ahmedabad / Pune / Kochi. In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. Should have experience on Physical Design...


  • bangalore, India ACL Digital Full time

    PNR Lead EngineersWork Location: BangaloreExperience: 7+YearsTechnical Skills:Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage designDeep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and signoff DRC/LVS closureResponsible...


  • Bangalore, India eInfochips (An Arrow Company) Full time

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Senior Engineer/Engineer – Physical Design LOCATION: Noida/ Bangalore/ Hyderabad/ Ahmedabad ROLE & RESPONSIBILITIES • Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT,...


  • bangalore, India eInfochips (An Arrow Company) Full time

    JOB DESCRIPTION, ROLE & RESPONSIBILITESPOSITION TITLE:Senior Engineer/Engineer – Physical DesignLOCATION:Noida/ Bangalore/ Hyderabad/ AhmedabadROLE & RESPONSIBILITIES• Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna...


  • bangalore, India eInfochips (An Arrow Company) Full time

    JOB DESCRIPTION, ROLE & RESPONSIBILITESPOSITION TITLE: Senior Engineer/Engineer – Physical DesignLOCATION: Noida/ Bangalore/ Hyderabad/ AhmedabadROLE & RESPONSIBILITIES• Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna...


  • Bangalore, India eInfochips (An Arrow Company) Full time

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Senior Engineer/Engineer – Physical Design LOCATION: Noida/ Bangalore/ Hyderabad/ Ahmedabad ROLE & RESPONSIBILITIES • Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing...


  • bangalore, India UST Full time

    Job Title: Physical Design (PD) Engineer/ Senior PD Engineer/ Lead PD Engineer Company: UST Global Location: Bangalore Experience Level: 4+ years, 7+ years, 10+ years Job Description: UST Global is seeking a skilled Physical Design (PD) Engineer to drive advanced RTL-to-GDSII implementation for cutting-edge semiconductor projects. The ideal...


  • bangalore, India UST Full time

    Job Title: Physical Design (PD) Engineer/ Senior PD Engineer/ Lead PD Engineer Company: UST Global Location: Bangalore Experience Level: 4+ years, 7+ years, 10+ yearsJob Description:UST Global is seeking a skilled Physical Design (PD) Engineer to drive advanced RTL-to-GDSII implementation for cutting-edge semiconductor projects. The ideal candidate will have...


  • Bangalore, India Adecco India Full time

    We have an urgent opening in Semiconductor service based company Role - Senior Physical Design and Senior Physical Design Manager Location : BangaloreMinimum Experienced - 6 Years Job Type : Full-TimePayroll : Direct PayrollCTC is open For Manager roles, a minimum of 8+ years of relevant PD experience is required. Job Summary :We are seeking a highly...


  • bangalore, India Modernize Chip Solutions (MCS) Full time

    Minimum 15+ Years of experience SoC Physical Design.Skills – have working experience in advanced FinFET node designs 7nm/5nm/3nm.Experience with Cadence/Synopsys PnR/STA tools and Calibre; good scripting/automation skills is a must.This position is for a senior-level physical design engineer who will work on Floor planning/Bump Planning/ Pin assignments...


  • bangalore, India HCLTech Full time

    Floorplan/Partitioning/RDL Routing Engineer (5+ Years Experience)We are looking for a talented Floorplan/Partitioning/RDL Routing Engineer to join our Physical Design team. In this role, you will play a critical role in the physical implementation of our integrated circuits (ICs), ensuring they meet performance, power, and area...


  • bangalore, India HCLTech Full time

    Floorplan/Partitioning/RDL Routing Engineer (5+ Years Experience) We are looking for a talented Floorplan/Partitioning/RDL Routing Engineer to join our Physical Design team. In this role, you will play a critical role in the physical implementation of our integrated circuits (ICs), ensuring they meet performance, power, and area targets. Responsibilities: ...


  • Bangalore, India Wafer Space - An ACL Digital Company Full time

    Role : PD Lead Exp : 7+ years Location : Bangalore - BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design - Detailed knowledge of EDA tools and flows, Fusion compiler based RTL2GDS flow is desired - Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design -...


  • Bangalore, India Wafer Space - An ACL Digital Company Full time

    Role : PD Lead Exp : 7+ years Location : Bangalore BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design Detailed knowledge of EDA tools and flows, Fusion compiler based RTL2GDS flow is desired Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design Deep...


  • bangalore, India Wafer Space - An ACL Digital Company Full time

    Role : PD Lead Exp : 7+ years Location : Bangalore BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design Detailed knowledge of EDA tools and flows, Fusion compiler based RTL2GDS flow is desired Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design Deep...


  • bangalore, India Wafer Space - An ACL Digital Company Full time

    Role : PD LeadExp : 7+ yearsLocation : BangaloreBE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical DesignDetailed knowledge of EDA tools and flows, Fusion compiler based RTL2GDS flow is desiredShould be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage designDeep understanding...

  • Physical Design Lead

    3 weeks ago


    Bangalore, India Cyient Full time

    Physical Design Lead / Sr. Staff PD / Architecture Bangalore & Hyderabad Experience Range: 12+ Yrs Key Skills: In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on Physical...


  • Bangalore, India Cyient Full time

    Physical Design Lead / Sr. Staff PD / Architecture Bangalore & Hyderabad Experience Range: 12+ Yrs Key Skills: In-depth knowledge and hands-on experience on Netlist2 GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have...

Lead Physical Design Engineer

2 weeks ago


bangalore, India L&T Technology Services Full time

LTTS is hiring for Physical Design Lead with 7+ years of experience on below JD ::

JD for PnR – 7+ ’ experience

• IP/Block level PnR activities from Netlist to GDS-II.

• Good knowledge of all PnR activities like Floor-planning, Placement, CTS, Routing, Timing closure(STA), signoff checks like FEV, VCLP, EMIR and PV.

• Knowledge of industry stanrd E tools (Synops, Cadence, Mentor)

• Worked on DSM technologies, tsmc 5nm and below experience preferred.

• Knowledge of scripting skills.

• Minimum Experience : 5+