
Senior/Staff DFT Engineer
13 hours ago
Sr/Staff DFT Solutions Engineer: We're looking for DFT Solutions Engineer to join our team. The engineer works in a project-oriented environment to deliver complex DFT flows and methodologies across varying industry segments like Autonomous Transportation, Mission critical AI, High performance computing and Mobile networking. The engineer also interacts with the customers to assess their methodologies and flows and provides feedback to the Test Product business unit on customer DFT requirements. The engineer also interfaces with the Solutions architect and Software R&D team, provides feedback to the Test product business unit on customer specifications and requirements.
Responsibilities may include a subset or all of the following:
· Consultation for test solutions during design planning/budgeting.
Scan stitching, core wrapping, test point insertion etc through design compiler and fusion compiler flows at Synopsys
· Test methodology design rules checking during RTL coding stages.
· Implementation of design for test (DFT) compression, automatic test generation (ATPG) for single stuck at (SSAF), Transition Delay Fault, Cell-aware faults, and other advanced fault models
· Architects and implements solutions for built-in self-test (Memory and Reason BIST) circuitry to test devices in the field.
· Participations in customer’s design and flow reviews.
· Diagnostics study and debug.
· Provides methodologies for test automation flow integration with design planning, RTL analysis, logic synthesis, physical design, and sign-off verification tools (static timing, simulation, formal verification).
· Develops white papers on methodology and other documentation as may be required for projects.
· Provides technical support/expertise for customers operating Synopsys test automation tools in a wide variety of application scenarios.
Key Qualifications
· B.E or M.S. in EE,Microelectronics or related field
At least 5-12 years of relevant work experience in DFT
-
Senior DFT Engineer
13 hours ago
Bangalore, India Mirafra Technologies Full timeMirafra Technologies Hiring Senior DFT Engineers: Experience - 5 to 15 years Location - Bengaluru Notice period - 0 to 30 days Qualification: Bachelors or Masters Degree in Electronics Engineering with at least 3+ years of experience. Please find the Job Description Below: Knowledge in latest innovative trends in DFT , understanding...
-
DFT Engineer
12 hours ago
Bangalore, India Globex Digital Full timeJob Title :DFT Engineer/Senior Engineer/ Lead Engineer/DFT Architect Experience : 4years to 12yrs Location : Bangalore, Hyderabad, Kochi, Pune Key Responsibilities: Interface with ASIC design teams to ensure DFT design rules and coverages are met. Generate high-quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault (TDF)...
-
Senior DFT Engineer
13 hours ago
Bangalore, India ACL Digital Full timeDFT Integration engineer Experience : 4-5 years looking for a candidate who has worked on DFT RTL side of things including RTL edt/SSN/MBIST insertion. With good hold on streaming through RTL files, debugging from log pointers and good understanding of DFT architecture is desired. SSN, TAP structures knowledge is must. Interested,please drop your...
-
DFT Engineer
4 hours ago
Bangalore Urban, India Globex Digital Full timeJob Title :DFT Engineer/Senior Engineer/ Lead Engineer/DFT Architect Experience : 4years to 12yrsLocation : Bangalore, Hyderabad, Kochi, PuneKey Responsibilities:Interface with ASIC design teams to ensure DFT design rules and coverages are met.Generate high-quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault (TDF) models through the...
-
DFT Engineer
13 hours ago
Bangalore, India ACL Digital Full timeDFT Engineer Location : Bangalore Notice Period: 30 days Job Description: We are looking for a skilled DFT Engineer with 3–5 years of experience in ASIC design and verification with a strong focus on Design-for-Test methodologies. You will be responsible for implementing and verifying DFT architectures to ensure high test coverage and...
-
Senior DFT Engineer
13 hours ago
Bangalore, India ACL Digital Full timeDFT Engineer Experience : 3 years Location : Bangalore Develop and implement DFT architecture for ASIC/SoC designs. Insert and verify scan chains, boundary scan (JTAG), MBIST, LBIST, and other test structures. Collaborate with RTL and physical design teams to ensure seamless integration of DFT features. Generate and validate test patterns...
-
Senior DFT Engineer
13 hours ago
Bangalore, India ACL Digital Full timeDFT Lead with Synopsys Tools Work Location - Bangalore Experience - 10+ Years Desired Skills and Experience – · 10+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan. · DFT logic integration and verification. · Experience in debugging low coverage and DRC fixes · Gate Level ATPG simulation with and...
-
Lead DFT Engineer
13 hours ago
Bangalore, India eInfochips (An Arrow Company) Full timeWe are hiring for DFT Engineers. Experience- 8+ years Location- Bangalore, Ahmedabad, Hyderabad, Noida Educational Qualification(s) BE/ME *Detailed Description of the Job Profile • Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT...
-
DFT Engineer
13 hours ago
Bangalore, India Capgemini Engineering Full timeExperience : 4+years Location : Bangalore Job Description Will be responsible for Designing and Implementing DFT techniques. Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability. Test Modes implementation...
-
DFT Engineer
13 hours ago
Bangalore, India Tessolve Full timeJob Description: Key Responsibilities: Develop and implement DFT architecture with a focus on MBIST for advanced SoCs. Integrate MBIST IPs, generate test insertion and verification infrastructure. Work on DFT planning, insertion, simulation, and pattern generation. Perform ATPG and MBIST pattern generation and debug failures from silicon...