Silicon validation Engineer Exp: 3- 8 yrs

2 days ago


Hyderabad, India LeadSoc Technologies Pvt Ltd Full time

Greeting from LeadSOC Technologies_ HydarabadRole: Post Silicon Validation EngineerExperience: 3 – 8 yearsLocation: Hyderabad, On-siteNotice Period: Immediate JoinersResponsibilities:FPGA Design Flow & ValidationRTL Design, Implementation, and Protocols (PCIe, Ethernet, DDR4/5, Memory)Integration-focused role: 80% Integration, 20% DesignSystem-level Testing & DesignSilicon ValidationDebugging Interfaces and Design-level DebuggingBoard-level Debugging (20:80 simple design & debug split)Requirements:Strong knowledge in RTL design and implementationExpertise in FPGA design flow and validationExperience with system-level testing and silicon validationHands-on exposure to debugging (board level & design level)Familiarity with Xilinx / Intel toolchainsUnderstanding of protocols: PCIe, Ethernet, DDR4/5, MemoryRegards'Murali



  • Hyderabad, India LeadSoc Technologies Pvt Ltd Full time

    Greeting from LeadSOC Technologies_ Hydarabad Role: Post Silicon Validation Engineer Experience: 3 – 8 years Location: Hyderabad, On-site Notice Period: Immediate Joiners Responsibilities: - FPGA Design Flow & Validation - RTL Design, Implementation, and Protocols (PCIe, Ethernet, DDR4/5, Memory) - Integration-focused role: 80% Integration, 20%...


  • Hyderabad, Telangana, India LeadSoc Technologies Pvt Ltd Full time ₹ 1,04,000 - ₹ 1,30,878 per year

    Greeting from LeadSOC Technologies_ HydarabadRole: Post Silicon Validation EngineerExperience: 3 – 8 yearsLocation: Hyderabad, On-siteNotice Period: Immediate JoinersResponsibilities:FPGA Design Flow & ValidationRTL Design, Implementation, and Protocols (PCIe, Ethernet, DDR4/5, Memory)Integration-focused role: 80% Integration, 20% DesignSystem-level...


  • Hyderabad, Telangana, India LeadSoc Technologies Pvt Ltd Full time

    Greeting from LeadSOC Technologies_ Hydarabad Role: Post Silicon Validation Engineer Experience: 3 – 8 years Location: Hyderabad, On-site Notice Period: Immediate Joiners Responsibilities: FPGA Design Flow & Validation RTL Design, Implementation, and Protocols (PCIe, Ethernet, DDR4/5, Memory) Integration-focused role: 80%...


  • Hyderabad, Telangana, India LeadSoc Technologies Pvt Ltd Full time

    Greeting from LeadSOC Technologies_ Hydarabad Role: Post Silicon Validation Engineer Experience: 3 – 8 years Location: Hyderabad, On-site Notice Period: Immediate Joiners Responsibilities: FPGA Design Flow & Validation RTL Design, Implementation, and Protocols (PCIe, Ethernet, DDR4/5, Memory) Integration-focused role: 80% Integration, 20% Design ...


  • Hyderabad, India LeadSoc Technologies Pvt Ltd Full time

    Greeting from LeadSOC Technologies_ Hydarabad Role: Post Silicon Validation Engineer Experience: 3 – 8 years Location: Hyderabad, On-site Notice Period: Immediate Joiners Responsibilities: FPGA Design Flow & Validation RTL Design, Implementation, and Protocols (PCIe, Ethernet, DDR4/5, Memory) Integration-focused role: 80%...


  • Hyderabad, India LeadSoc Technologies Pvt Ltd Full time

    Greeting from LeadSOC Technologies_ Hydarabad Role: Post Silicon Validation Engineer Experience: 3 – 8 years Location: Hyderabad, On-site Notice Period: Immediate Joiners Responsibilities: FPGA Design Flow & Validation RTL Design, Implementation, and Protocols (PCIe, Ethernet, DDR4/5, Memory) Integration-focused role: 80%...


  • Hyderabad, India LeadSoc Technologies Pvt Ltd Full time

    Greeting from LeadSOC Technologies_ HydarabadRole: Post Silicon Validation EngineerExperience: 3 – 8 yearsLocation: Hyderabad, On-siteNotice Period: Immediate JoinersResponsibilities:FPGA Design Flow & ValidationRTL Design, Implementation, and Protocols (PCIe, Ethernet, DDR4/5, Memory)Integration-focused role: 80% Integration, 20% DesignSystem-level...


  • Hyderabad, India LeadSoc Technologies Pvt Ltd Full time

    Greeting from LeadSOC Technologies_ HydarabadRole: Post Silicon Validation EngineerExperience: 3 – 8 yearsLocation: Hyderabad, On-siteNotice Period: Immediate JoinersResponsibilities:FPGA Design Flow & ValidationRTL Design, Implementation, and Protocols (PCIe, Ethernet, DDR4/5, Memory)Integration-focused role: 80% Integration, 20% DesignSystem-level...


  • Hyderabad, India ACL Digital Full time

    Exp: 3 to 15 Yrs Location: Hyderabad / Bangalore The core skill set expected from the team is - : Exceptional Digital fundamenta - lsHands on experience in System Design with FPGA devices with relevant FPGA EDA too - lsExperience in designing and implementing FPGA based solutions in Microchip or Xilinx or Altera FPG - AsWrite high quality code in...


  • Hyderabad, Telangana, India ACL Digital Full time

    Exp: 3 to 15 YrsLocation: Hyderabad / BangaloreThe core skill set expected from the team is- :Exceptional Digital fundamenta- lsHands on experience in System Design with FPGA devices with relevant FPGA EDA too- lsExperience in designing and implementing FPGA based solutions in Microchip or Xilinx or Altera FPG- AsWrite high quality code in Verilog/System...