PD EMIR Engineer

7 days ago


India ACL Digital Full time

Job Title: PD EMIREngineer

Location: Banglaore/Hyderabad

Employment Type: Full-time

Industry: Semiconductors / VLSI / ASIC Design

Job Summary:

We are looking for a skilled and motivated PD EMIR Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting performance, power, and area (PPA) optimization and signoff closure.

Key Responsibilities:

  • Experience in ASIC EMIR/PD flow and EDA tools experience such as Redhawk-SC , Redhawk – IR and EM Analysis tool
  • Analyze EMIR violations and provide implementation choices to Physical design
  • Scripting language experience: Python, perl, shell preferred.
  • Strong verbal and written communication skills
  • Knowledge of the PnR tools is added advantage
  1. Interested can share CV to


  • india ACL Digital Full time

    EMIR Engineers Experience : 3years Location : HyderabadExperience in ASIC EMIR/PD flow and EDA tools experience such as Redhawk-SC , Redhawk – IR and EM Analysis tool Analyze EMIR violations and provide implementation choices to Physical design Scripting language experience: Python, perl, shell preferred. Strong verbal and written communication...


  • india ACL Digital Full time

    Senior / Lead Physical Design Engineer - EMIRJob Description: Good understanding of IR/Power-Domain-Network signoff at SOC & block level. Experience in RHSC tool. Good at scripting – python. Must have knowledge of Physical Implementation (Synthesis and Place & Route). Effective communication. Strong analytical and problem solving abilities. EMIR signoff at...


  • india L&T Technology Services Full time

    LTTS is hiring for PD/STA Engineers with 7-10 years of experience.Job Location : BangaloreBelow is the job description... The PD/STA Engineer will be responsible for pre-design and static timing analysis tasks to ensure efficient silicon bring-up and product success. Day-to-day tasks include collaborating with design teams, performing timing analysis, and...

  • Principal IC Designer

    2 weeks ago


    India beBeeElectronics Full time ₹ 15,00,000 - ₹ 25,00,000

    **Job Summary:**A seasoned Physical Design Engineer with 3 years of experience in ASIC EMIR/PD flow and EDA tools such as Redhawk-SC, Redhawk – IR, and EM Analysis tool.**Key Responsibilities:**Analyze EMIR violations and provide implementation choices to Physical design engineers.Develop and maintain scripting languages such as Python, Perl, and Shell...


  • India beBeeDesign Full time ₹ 8,00,000 - ₹ 12,00,000

    We are seeking a highly skilled and motivated ASIC Design Engineer to join our team. The successful candidate will be responsible for the implementation of complex SoC blocks or full-chip designs, targeting performance, power, and area (PPA) optimization and signoff closure.">Key Responsibilities: Experience in ASIC EMIR/PD flow and EDA tools experience such...


  • India Microsoft Full time

    Job DescriptionMicrosoft's Azure Hardware Systems and Infrastructure team are at the forefront of the technology revolution, driving the development and deployment of cutting-edge cloud infrastructure solutions. Within our Silicon Engineering team, you will have the opportunity to work with some of the brightest minds in the industry to help shape the future...


  • India Xilinx Full time

    Job Description WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....


  • india L&T Technology Services Full time

    L&T Technology is looking to hire for Physical Design Engineers. Job Location : Bangalore Detailed JD is below :: JD for PnR – 8+ ’ experience • IP/Block level PnR activities from Netlist to GDS-II. • Good knowledge of all PnR activities like Floor-planning, Placement, CTS, Routing, Timing closure(STA), signoff checks like FEV, VCLP, EMIR and PV. •...


  • India L&T Technology Services Full time

    L&T Technologies (LTTS) is looking for Physical Design Engineers (PnR)with 4.5+ Years of experience.Job Location : BangalorePlease find the detailed job description below ::• IP/Block level PnR activities from Netlist to GDS-II.• Good knowledge of all PnR activities like Floor-planning, Placement, CTS, Routing, Timing closure(STA), signoff checks like...

  • SOC DFT Engineer

    1 day ago


    india ACL Digital Full time

    SoC DFT EngineerJob Description: Scan insertion. SCAN DRC/Coverage debug. ATPG Pattern generation. Gate level simulations ( Zero delay/Timing Delay simulations). Worked on JTAG/P1500 protocols. Perl/Tcl scripting. Timing/Formal verification/PD flow knowledge is plus.Location: Bangalore Notice Period: Immediate Experience: 5+ Years