Senior RTL Design Engineer

19 hours ago


Bangalore, India ACL Digital Full time

Senior RTL(ASIC) Design Engineers

Experience : 5+ years

Location : Bangalore

SILICON DESIGN ENGINEER

THE ROLE:

As a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.

RTL/Integration- Design Engineer

The Person:

The ideal candidate will have experience developing RTL for IP or subsystems and understand architectural specifications. Responsibilities include IP and subsystem design, integrating multiple IPs, performing quality checks and working collaboratively with the IP/SoC team.

Key Responsibilities:

Design of IP and subsystems with integration of AMD and other 3rd party IPs

Perform quality checks (lint, CDC, and power rule checks) of power-gated digital designs

Work collaboratively with other members of the IP team to support design verification, implementation (synthesis, constraints, static timing analysis), and delivery to SOC

Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up

Preferred Experience:

5-10 years full-time experience in IP hardware design

Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs

Verilog lint tools (Spyglass) and verilog simulation tools (VCS)

Clock domain crossing (CDC) tools

Detailed understanding of SoC design flows

Understanding of IP/SS/SoC Power Management techniques – Power Gating, Clock Gating

Experience with embedded processors and data fabric architectures (NoC)

Outstanding interaction skills while communicating both written and verbally

Ability to work with multi-level functional teams across various geographies

Outstanding problem-solving and analytical skills

Interested,please drop your updated resume to


  • RTL Design Engineer

    19 hours ago


    Bangalore, India ACL Digital Full time

    Principal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop...


  • Bangalore, India ACL Digital Full time

    RTL Design Engineer Experience : 5 years Location : Bangalore As a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success....

  • RTL Design Engineer

    19 hours ago


    Bangalore, India ACL Digital Full time

    Hi Folks ACL Digital is Hiring! Experience: 4 - 5+ Years Location: Bangalore / Hyderabad Looking: Immediate to 20 days Hiring | RTL Design Engineer Strong experience in RTL Design using Verilog/System Verilog Exposure to complex SoC/ASIC design and integration Hands-on with synthesis, Lint, CDC preferred Share resume at Thanks, ...


  • Bangalore, India ACL Digital Full time

    Lead RTL Design Engineers Experience Level:10+ years of RTL design and development Job Description: Silicon Design Engineer Location: Hyderabad and Bangalore Basic Job Deliverable: Silicon Design Engineer (RTL Design and Development) o Responsible for RTL design and development o Responsible for generating documents, such as requirements...

  • RTL Design Engineer

    11 hours ago


    Bangalore Urban, India ACL Digital Full time

    Principal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop microarchitectures...

  • Senior Lead RTL Design

    3 minutes ago


    bangalore, India L&T Technology Services Full time

    RTL Design Engineer with 8+ years of Hands on experiences. • Experience/proficiency in RTL design(Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, SoC Design and Integration • Should have hands on experience in all the Design aspects, should work independently. • Experience/proficiency in front-end...

  • RTL Design Engineer

    19 hours ago


    Bangalore, India ACL Digital Full time

    Job Title - RTL Design Engineers Exp Level: 4+ yrs Loctaion: Hyderabad /Bangalore Job Description: • RTL coding knowledge • Top-level (SOC) level basic industry standard Arch knowledge • SoC & IP level Integration knowledge • IPXACT knowledge • IORING and Phys & GPIOs basic functionality • Design Partitioning(Tilification) knowledge ...


  • Bangalore, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-15 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...


  • Bangalore, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...


  • Bangalore, India ACL Digital Full time

    Job Location: Bangalore Notice Period: 15 days to 30 Days Minimum: 5+ Years 1.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation. Should be proficient in Verilog. 2. Should have experience in optimization of microarchitecture and RTL for area and power reduction. Experience with Arithmetic units,...