Principal Verification Engineer

2 weeks ago


Bangalore, India NXP Semiconductors Full time

Responsibilities: Experience: 10+ years The Principal Verification Engineer is responsible for defining Design Verification strategy, planning and implementing it for an IP, sub-system, or IC level. Objectives & Deliverables: • You will be responsible for the pre-silicon verification of digital IP modules, IP subsystems, and/or the SoC top-level for highly secure microcontrollers: • Take ownership of submodules, subsystems and top-level testbenches. • Track and document the whole verification activity. • Own the subsystem top-level verification documentation including reviews. • Drive the methodology updates and improvements of the whole DV team. • Keep yourself updated with the latest verification methodology and tools. • Interface to HW and SW design teams, as well as to architecture and system teams, to understand the functionality and application of the IP module / SOC / system. • Develop, debug, and modify the test environment for different platforms (RTL, Emulation, FPGA, silicon). • Define the verification strategy for specific IP modules. • Define and code test cases and debug these on the design models (RTL, Power-aware RTL, Gate Level, FPGA, Emulation platform) and on silicon. • Define goals for the verification coverage, implement appropriate methods to measure the verification coverage, and enhance the test cases until coverage goals are met. • Interface to validation and product engineering teams for silicon correlation and debug. Required Skills • Degree in Electrical Engineering or Computer Science, with 8+ years of experience on SOC/Chip level/Sub-System Verification • Proven experience in testbench design and development using UVM methodology for IP/Subsystem and SOC. • Experience in Microcontroller and Microprocessor architecture, RISC Cores, Interconnect, Cache Coherency. • Experience in protocols like AHB/AMBA, Memory (ROM, RAM, Flash, LPDDR/DDR3/4) and memory controllers. • Advanced knowledge of Verilog and System Verilog languages (VHDL is a plus). • High proficiency in Metric Driven Verification concepts, functional and code coverage. • High proficiency in directed and constrained random methodologies. • Good knowledge of formal verification methodologies and assertions. • Experience in setup and execution of Gate Level Netlist simulation with back-annotated timing. • Understanding of software development for embedded CPUs, and experience in developing and debugging software. • Experience with debugging of designs pre- and post-silicon, in simulation and on the bench. • Experience with smart card architectures or security controllers would be a plus.



  • Bangalore, India Mulya Technologies Full time

    Principal Digital Verification Engineer Bangalore / Hyderabad Principal Digital Verification Engineer Engineering – Digital Circuit Design / Full-Time / We are looking for an experienced digital verification engineer, who is capable of driving the required verification flows for our mixed-signal designs. The ability to work closely with rtl design...


  • Bangalore, India Mulya Technologies Full time

    Principal Digital Verification Engineer Bangalore / Hyderabad Principal Digital Verification Engineer Engineering – Digital Circuit Design / Full-Time / We are looking for an experienced digital verification engineer, who is capable of driving the required verification flows for our mixed-signal designs. The ability to work closely with rtl design team...


  • bangalore, India NXP Semiconductors Full time

    Responsibilities:Experience: 10+ yearsThe Principal Verification Engineer is responsible for defining Design Verification strategy, planning and implementing it for an IP, sub-system, or IC level.Objectives & Deliverables:• You will be responsible for the pre-silicon verification of digital IP modules, IP subsystems, and/or the SoC top-level for highly...


  • Bangalore, India NXP Semiconductors Full time

    Responsibilities: Experience: 10+ years The Principal Verification Engineer is responsible for defining Design Verification strategy, planning and implementing it for an IP, sub-system, or IC level. Objectives & Deliverables: • You will be responsible for the pre-silicon verification of digital IP modules, IP subsystems, and/or the So C top-level for...


  • bangalore, India NXP Semiconductors Full time

    Responsibilities: Experience: 10+ years The Principal Verification Engineer is responsible for defining Design Verification strategy, planning and implementing it for an IP, sub-system, or IC level. Objectives & Deliverables: • You will be responsible for the pre-silicon verification of digital IP modules, IP subsystems, and/or the SoC top-level for highly...


  • bangalore, India Mulya Technologies Full time

    Principal Digital Verification Engineer Bangalore / Hyderabad Principal Digital Verification Engineer Engineering – Digital Circuit Design / Full-Time / We are looking for an experienced digital verification engineer, who is capable of driving the required verification flows for our mixed-signal designs. The ability to work closely with rtl design...


  • bangalore, India Mulya Technologies Full time

    Principal Digital Verification EngineerBangalore / HyderabadPrincipal Digital Verification EngineerEngineering – Digital Circuit Design /Full-Time /We are looking for an experienced digital verification engineer, who is capable of driving the required verification flows for our mixed-signal designs. The ability to work closely with rtl design team and the...


  • bangalore, India Mulya Technologies Full time

    Principal Digital Verification Engineer Bangalore / Hyderabad Principal Digital Verification Engineer Engineering – Digital Circuit Design / Full-Time / We are looking for an experienced digital verification engineer, who is capable of driving the required verification flows for our mixed-signal designs. The ability to work closely with rtl design...


  • bangalore, India Mulya Technologies Full time

    Principal Digital Verification Engineer Bangalore / Hyderabad Principal Digital Verification Engineer Engineering – Digital Circuit Design / Full-Time / We are looking for an experienced digital verification engineer, who is capable of driving the required verification flows for our mixed-signal designs. The ability to work closely with rtl design...


  • Bangalore City, India NXP Semiconductors Full time

    Responsibilities:Experience: 10+ yearsThe Principal Verification Engineer is responsible for defining Design Verification strategy, planning and implementing it for an IP, sub-system, or IC level.Objectives & Deliverables:-You will be responsible for the pre-silicon verification of digital IP modules, IP subsystems, and/or the SoC top-level for highly secure...


  • Bangalore Metropolitan Area, India Mulya Technologies Full time

    Principal Digital Verification EngineerBangalore / HyderabadPrincipal Digital Verification EngineerEngineering – Digital Circuit Design /Full-Time /We are looking for an experienced digital verification engineer, who is capable of driving the required verification flows for our mixed-signal designs. The ability to work closely with rtl design team and the...


  • Bangalore, India ACL Digital Full time

    10+ Years of experience in IP level verificationMust have Expertise: Grounds up verification environment development using SV/ UVM is a must One of the high speed protocols like PCIe or USB 3 or MIPI Experience in testplanning Experinece in leading a team of 5+ Engineers Proficient in System Verilog and UVM Big plus to have experience in: TI FPD or ASA or...


  • bangalore, India ACL Digital Full time

    10+ Years of experience in IP level verification Must have Expertise: 1. Grounds up verification environment development using SV/ UVM is a must 2. One of the high speed protocols like PCIe or USB 3 or MIPI 3. Experience in testplanning 4. Experinece in leading a team of 5+ Engineers 5. Proficient in System Verilog and UVM Big plus to have experience in: 1....

  • Dft engineer

    2 weeks ago


    Bangalore, India Cyient Full time

    Title: DFT Engineer / Sr. Engineer / Lead / Principal Engineer Exp 4 to 10 yrs. - Should have worked hands-on ASIC DFT design, implementation, vector generation/verification, JTAG, boundary scan and simulation. -Experience with Scan, Compression, ATPG and simulations with Mentor/Synopsys/Cadence tools. Logic BIST knowledge is a plus. - Should...

  • DFT Engineer

    1 month ago


    bangalore, India Cyient Full time

    Title: DFT Engineer / Sr.Engineer / Lead / Principal Engineer Exp 4 to 10 yrs. - Should have worked hands-on ASIC DFT design, implementation, vector generation/verification, JTAG, boundary scan and simulation. -Experience with Scan, Compression, ATPG and simulations with Mentor/Synopsys/Cadence tools. Logic BIST knowledge is a plus. - Should have...

  • DFT Engineer

    2 weeks ago


    Bangalore, India Cyient Full time

    Title: DFT Engineer / Sr.Engineer / Lead / Principal Engineer Exp 4 to 10 yrs. - Should have worked hands-on ASIC DFT design, implementation, vector generation/verification, JTAG, boundary scan and simulation. -Experience with Scan, Compression, ATPG and simulations with Mentor/Synopsys/Cadence tools. Logic BIST knowledge is a plus. - Should have...


  • Bangalore, India Mulya Technologies Full time

    Principal Pn R (Place and Route) Engineer Bangalore Principal Pn R (Place and Route) Engineer Bangalore Full-Time / We are looking for a Principal experienced place-and-route engineer, who is capable of driving the required digital backend flows to create our designs. The ability to work closely with rtl design team to understand partition architecture...

  • DFT Engineer

    2 months ago


    bangalore, India Cyient Full time

    Title: DFT Engineer / Sr.Engineer / Lead / Principal EngineerExp 4 to 10 yrs.- Should have worked hands-on ASIC DFT design,implementation, vector generation/verification, JTAG, boundary scan and simulation.-Experience with Scan, Compression, ATPG and simulations with Mentor/Synopsys/Cadence tools. Logic BIST knowledge is a plus.- Should have participated in...

  • DFT Engineer

    2 weeks ago


    bangalore, India Cyient Full time

    Title: DFT Engineer / Sr.Engineer / Lead / Principal EngineerExp 4 to 10 yrs.- Should have worked hands-on ASIC DFT design,implementation, vector generation/verification, JTAG, boundary scan and simulation.-Experience with Scan, Compression, ATPG and simulations with Mentor/Synopsys/Cadence tools. Logic BIST knowledge is a plus.- Should have participated in...


  • Bangalore, India Mulya Technologies Full time

    Principal Pn R (Place and Route) Engineer Bangalore Principal Pn R (Place and Route) Engineer Bangalore Full-Time / We are looking for a Principal experienced place-and-route engineer, who is capable of driving the required digital backend flows to create our designs. The ability to work closely with rtl design team to understand partition architecture...