DFT Strategist

4 hours ago


Kurnool, Andhra Pradesh, India beBeeDesign Full time ₹ 1,50,00,000 - ₹ 2,00,00,000

Senior DFT Strategist

About the Role

We are seeking a seasoned Design for Test (DFT) expert to lead our ASIC/SoC product teams in ensuring testability and manufacturability.

Main Responsibilities
  • DFT Methodology Development: Design, implement, and optimize DFT strategies for high-quality and reliable products.
  • Architecture Integration: Collaborate with hardware and software teams to integrate DFT features into product architecture.
  • Team Leadership: Lead a team of DFT engineers, providing mentorship and technical guidance.
  • Test Planning: Develop comprehensive test plans, including ATPG, BIST, and scan insertion strategies.
  • Collaboration: Work closely with design, validation, and manufacturing teams to align DFT strategies with overall product goals.
  • Quality Assurance: Establish metrics and benchmarks for DFT processes, ensuring compliance with industry standards.
  • Tool Evaluation: Assess and implement DFT tools and methodologies to improve test efficiency.
  • Continuous Improvement: Stay updated with industry trends and technologies, driving innovation within the team.
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
  • 10+ years of experience in DFT for ASIC/SoC design, with a strong background in automotive applications.
  • Proven experience leading DFT teams and managing complex projects.
  • In-depth knowledge of DFT techniques such as scan design, boundary scan, BIST, and fault simulation.
  • Familiarity with industry standards and regulations.
  • Proficiency in using DFT tools and EDA software.
  • Strong problem-solving skills and ability to work collaboratively in a fast-paced environment.
  • Excellent communication skills, both verbal and written.


  • Kurnool, Andhra Pradesh, India beBeeDft Full time ₹ 1,50,00,000 - ₹ 2,50,00,000

    Job Title: DFT Lead">Job Summary:We are seeking a highly experienced DFT (Design for Testability) professional to fill this challenging role. The ideal candidate will have a strong understanding of DFT concepts and hands-on experience in scan insertion, ATPG, coverage analysis, transition delay test coverage analysis, MBIST insertion, and memory test...