Design Verification Engineer

1 day ago


bangalore, India HCLTech Full time

Job Summary:We are looking for a talented and motivated Design Verification Engineer to join our team and play a key role in ensuring the functionality and quality of our next-generation integrated circuits (ICs). This position offers the opportunity to work on challenging projects while utilizing your expertise in verification methodologies and tools.Responsibilities:Develop and implement comprehensive verification plans using industry-standard methodologies (e.g., UVM)Design and write robust verification environments (testbenches) to achieve high code coverageUtilize simulation tools (e.g., ModelSim, Cadence Incisive, Synopsys VCS) to verify RTL functionalityDebug and analyze verification failures to identify the root cause of design issuesCollaborate with RTL design engineers to resolve functional bugs and ensure design revisions meet verification requirementsParticipate in code reviews and ensure adherence to verification coding standardsStay up-to-date with the latest verification tools and methodologiesQualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field (Master's degree a plus)5-7 years of experience in design verification for ASICs or SoCsStrong understanding of digital design principles (combinational logic, sequential logic)Proven ability to develop and debug complex verification environmentsProficiency in Verilog or VHDL with experience in verification methodologies (e.g., UVM)Experience with simulation tools and scripting languages (e.g., Python, Perl) is a plusExcellent analytical and problem-solving skillsStrong communication and collaboration skills to work effectively in a team environmentBenefits:Competitive salary and benefits packageOpportunity to work on leading-edge technologies and projectsCollaborative and dynamic work environmentPotential for professional development and career advancement



  • Bangalore, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...


  • bangalore, India Eximietas Design Full time

    We're Hiring – Lead Design Verification Engineer @ Eximietas DesignPosition: Lead Design Verification EngineerExperience: 7+ YearsLocations: Bangalore / Ahmedabad / Pune / HyderabadKey Skills:- Proven experience in Design Verification using SystemVerilog and UVM- Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB, NVMe,...


  • bangalore, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification EngineerExperience: 7+ YearsLocations: Bangalore / Ahmedabad / Pune / HyderabadKey Skills:Proven experience in Design Verification using SystemVerilog and UVMStrong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB, NVMe,...


  • bangalore district, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...


  • Bangalore Division, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...


  • bangalore, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification Architects/ Sr. Manger. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: # Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans. # Develop and...


  • bangalore, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification Architects/ Sr. Manger.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and...


  • bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...


  • bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...


  • Bangalore, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification (PCIE) Engineers / Leads / Managers. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: # Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans. #...