Sr Principal RTL Design Engineer

1 week ago

bangalore, India Cadence System Design and Analysis Full time

College education in Electronics Engineering or Computer Engineering

Exp- 7-15 Yrs

- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.

- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.

- Functional simulation using Verilog/System Verilog.

- Good in Scripting languages(Shell, Perl, TCL, Python) and automation of design database qualification and packaging. Checks and validation of package consistency.

- Familiarity with Power Flow (UPF/CPF).

- Able to collaborate with IP-development teams and facilitate high-quality releases.

- Maintaining package and release timelines for various projects. Time management skills enough to balance multiple high-priority projects.

- Bug reporting and resolution closure with IP providers

- Ability to debug synthesis/timing analysis constraints, reports, logs

- Ability to learn new tools/flows and develop methodology if needed.

- Ability to build and maintain close relationships with Designers and Application Engineers.

- Fastidious approach to building automated processes.

- Strong interpersonal and relationship-building skills.

  • Sr RTL Principal Design Engineer

    5 days ago

    Bangalore, India Cadence System Design and Analysis Full time

    RTL Design Engineer for Interface Controller IP development team. Position is based in Bangalore or Noida. The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence. The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations...

  • Sr Principal RTL Design Engineer

    6 days ago

    bangalore district, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-15 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...

  • Rtl design engineer

    2 weeks ago

    Bangalore, India ACL Digital Full time

    Principal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop...

  • RTL Design Engineer

    3 weeks ago

    Bangalore Urban, India ACL Digital Full time

    Principal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop microarchitectures...

  • ASIC SOC RTL Design Architect

    13 hours ago

    bangalore, India Eximietas Design Full time

    Hi All,Eximietas Design Hiring Senior RTL Design (Micro-architecture) Architects / Sr. Manager.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.❖ Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics.❖ Engineering 10+ years of ASIC SOC...

  • Asic soc rtl design architect

    3 hours ago

    Bangalore, India Eximietas Design Full time

    Hi All, Eximietas Design Hiring Senior RTL Design ( Micro-architecture ) Architects / Sr. Manager. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1 B or Already in US. ❖ Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics. ❖ Engineering 10+ years of...

  • Rtl release principal design engineer

    2 weeks ago

    Bangalore, India Cadence System Design And Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...

  • RTL Design Engineer

    3 weeks ago

    Bangalore, India ACL Digital Full time

    Principal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop...

  • ▷ [Urgent Search] Rtl Design Engineer

    8 hours ago

    Bangalore, India ACL Digital Full time

    Principal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities - Design and develop microarchitectures for...

  • RTL Release Principal Design Engineer

    2 weeks ago

    bangalore district, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...