Opening for Senior RTL design role

6 days ago


bangalore, India UST Full time

HiOpening for RTL Design Lead role4-12+ yrs exp, FEINT (front end integration), skill set on RTL linting, CDC/RDC checks, logic synthesis, LEC in ECO context.Please share your resume to jayalakshmi.r2@ust.comRegards,Jaya



  • bangalore, India UST Full time

    Hi,We have an opening for FPGA Design engineer role - BangaloreREQUIRED:EXP: 5 to 12 years- Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development- Experience with AMD Vivado & Vitis SDK & VItis AI tools.- Experience with C/C++ in developing Embedded FW &...


  • Bangalore Division, India Eximietas Design Full time

    Hi All, Greetings' from Eximietas Design ....! We are Hiring RTL Micro Architect Engineers/Leads ...! Job Title: RTL Micro Architect. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: Eximietas Design is seeking an experienced and highly skilled RTL...


  • bangalore, India Eximietas Design Full time

    Hi All,Eximietas Design Hiring Senior RTL Design (Micro-architecture) Architects / Sr. Manager.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.❖ Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics.❖ Engineering 10+ years of ASIC SOC...

  • RTL Micro Architect

    6 days ago


    bangalore, India Eximietas Design Full time

    Eximietas Hiring: ASIC SOC RTL Micro Architect Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:Eximietas Design is seeking an experienced and highly skilled RTL Micro Architect to join our growing team. As a key contributor, you will play a critical role...


  • bangalore, India Cadence System Design and Analysis Full time

    RTL Design Engineer for Interface Controller IP development team.Position is based in Bangalore or Noida.The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations are clean as...


  • bangalore, India Eximietas Design Full time

    Hi All,Greetings' from Eximietas Design....!We are Hiring ASIC SOC RTL Design Engineer/Leads.Job Title: ASIC SOC RTL Design Engineer/Leads..!Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:Eximietas Design is seeking an experienced and highly skilled ASIC...


  • bangalore, India UST Full time

    Hi,We have an opening for FPGA Design engineer role - BangaloreREQUIRED: EXP: 5 to 12 years Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench developmentExperience with AMD Vivado & Vitis SDK & VItis AI tools.Experience with C/C++ in developing Embedded FW & scripting...


  • bangalore, India FiniteHR Consulting Full time

    Company Description Finite HR Consulting Job Description Our Client SeviTech is looking for FPGA RTL Design Engineer / Senior EngineerAbout our Client: Job Designation: FPGA RTL Design Engineer / Senior EngineerJob Location: BangaloreJob Type: Permanent  FPGA RTL Design Engineer / Senior EngineerJob Description:• You will be responsible for IP /...


  • Bangalore, India Eximietas Design Full time

    Hi All, Greetings' from Eximietas Design....! We are Hiring ASIC SOC RTL Design Engineer/Leads. Job Title: ASIC SOC RTL Design Engineer/Leads ..! Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: Eximietas Design is seeking an experienced and highly...


  • Bangalore, India UST Full time

    Hi, We have an opening for FPGA Design engineer role - Bangalore REQUIRED: EXP: 5 to 12 years Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development Experience with AMD Vivado & Vitis SDK & VItis AI tools. Experience with C/C++ in developing Embedded FW &...