Formal Verification Engineer – Lead
2 weeks ago
Functional Formal Verification Engineer – Lead We are seeking an experienced Functional Formal Verification Engineer to join our team and lead formal verification efforts for complex digital designs. As a Lead Formal Verification Engineer, you will play a critical role in ensuring the quality and reliability of our digital designs. Qualifications: Bachelor's or Master's degree in Electrical/Electronics Engineering, Computer Engineering, or a related field. 10+ years of experience in formal verification of complex IP/SubSystem/SoCs, with a strong understanding of digital logic design and verification techniques. Expertise in formal verification tools and property specification languages (e.g., SVA, PSL), as well as proficiency in HDLs such as System Verilog, Verilog or VHDL. Experience with industry-standard EDA formal tools. Experience with scripting languages (e.g., Python, Tcl, Perl) and programming languages such as C/C++/SystemC. Excellent problem-solving and analytical skills, with the ability to debug complex issues and optimize verification performance. Strong communication and interpersonal abilities, with experience working in a team environment and collaborating with cross-functional teams. Proven track record in technical leadership and mentoring, with experience guiding junior engineers and contributing to the development of formal verification methodologies. Responsibilities Lead complete formal verification for single or multiple design blocks and IPs, including developing and implementing formal verification strategies and test plans. Create comprehensive formal verification test plans and specifications to ensure thorough coverage of design functionality. Prove design properties, identify bugs, and collaborate with design teams to improve micro-architectures and ensure design correctness. Craft innovative solutions for verifying complex design architectures, including developing re-usable and optimized formal models and verification code bases. Mentor junior team members and provide technical leadership in formal verification methodologies, including training and guidance on industry-standard tools and techniques. Collaborate with cross-functional teams, including design and verification, to ensure seamless integration of formal verification into the overall verification flow. Preferred Skills: Experience with CPU, GPU, or other complex digital architectures, including knowledge of industry-standard protocols (e.g., AXI, CHI, PCIe). Familiarity with UVM methodology and/or other simulation-based verification methodologies. Experience with advanced FV performance optimization techniques, such as abstraction methods, property decomposition, and other state-space reduction techniques. Expertise in Jasper or VC Formal products is highly desirable.
-
Lead Engineer
2 weeks ago
bangalore, India L&T Semiconductor Technologies Full timePosition OverviewWe are looking for a Lead Engineer in SoC Verification to join our team and contribute to the Formal Property Verification (FPV) and Connectivity Verification of complex SoC designs. The engineer will be responsible for developing, executing, and maintaining formal verification strategies to ensure exhaustive property coverage, structural...
-
Lead Engineer
1 week ago
bangalore, India L&T Semiconductor Technologies Full timePosition Overview We are looking for a Lead Engineer in SoC Verification to join our team and contribute to the Formal Property Verification (FPV) and Connectivity Verification of complex SoC designs. The engineer will be responsible for developing, executing, and maintaining formal verification strategies to ensure exhaustive property coverage, structural...
-
Lead Engineer
24 hours ago
bangalore, India L&T Semiconductor Technologies Full timePosition Overview We are looking for a Lead Engineer in SoC Verification to join our team and contribute to the Formal Property Verification (FPV) and Connectivity Verification of complex SoC designs. The engineer will be responsible for developing, executing, and maintaining formal verification strategies to ensure exhaustive property coverage, structural...
-
Formal Verification Engineer
5 days ago
bangalore, India ACL Digital Full timeJob Title: Formal Verification Engineer Location: Bangalore Experience: 4+Years Job Type: Full-time Industry: Semiconductor / ASIC Design / EDA Education: B.E./B.Tech or M.E./M.Tech in ECE/EEE/Computer Engineering Job Description: We are looking for a highly motivated Formal Verification Engineer to join our Design Verification team. The candidate will be...
-
Formal Verification Engineer
6 days ago
Bangalore, India L&T Technology Services Full timeL&T Technology Services is hiring for Formal Verification Engineers with 5+ years of experience. Job Location: Bangalore, India. Job Description is mentioned in details:: As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP’s (CPU, Connectivity IP, Audio and Image Processing IP, Neural...
-
Formal Verification Engineer
5 days ago
bangalore, India ACL Digital Full timeJob Title: Formal Verification EngineerLocation: BangaloreExperience: 4+YearsJob Type: Full-timeIndustry: Semiconductor / ASIC Design / EDAEducation: B.E./B.Tech or M.E./M.Tech in ECE/EEE/Computer EngineeringJob Description:We are looking for a highly motivated Formal Verification Engineer to join our Design Verification team. The candidate will be...
-
Formal Verification Engineer
4 days ago
bangalore, India ACL Digital Full timeJob Title: Formal Verification EngineerLocation: Bangalore Experience: 4+Years Job Type: Full-time Industry: Semiconductor / ASIC Design / EDA Education: B.E./B.Tech or M.E./M.Tech in ECE/EEE/Computer EngineeringJob Description:We are looking for a highly motivated Formal Verification Engineer to join our Design Verification team. The candidate will be...
-
Formal Verification Engineer
1 week ago
bangalore, India L&T Technology Services Full timeob Description: Should have an exposure on formal verification engineers responsible for IP and SoC design verification. Deploys and manages leading formal verification processes, procedures, verification tools, and technologies based on latest model and algorithms. Works with design and microarchitecture teams to identify design bugs and improve overall...
-
Formal Verification Engineer
2 weeks ago
bangalore, India MediaTek Full timeMinimum Qualification:Bachelor's/ Master's degree in Electrical Engineering or Computer Science, or equivalent practical experience.3-10 years of experience with formal verification ASIC design.Experience writing formal properties using System Verilog Assertions (SVA).Experience with EDA tools (e.g., JasperGold, Questa Formal, VC FormalPreferred...
-
Formal Verification Engineer
2 weeks ago
bangalore, India L&T Technology Services Full timeob Description:Should have an exposure on formal verification engineers responsible for IP and SoC design verification.Deploys and manages leading formal verification processes, procedures, verification tools, and technologies based on latest model and algorithms.Works with design and microarchitecture teams to identify design bugs and improve overall...
