Engineer - FPGA VnV

1 week ago


bangalore, India RTX Full time

Date Posted: Country:IndiaLocation:North Gate Business Park Sy.No 2/1, and Sy.No 2/2, KIAL Road, Venkatala Village, Chowdeshwari Layout, Yelahanka, Bangalore, Karnataka Position Role Type:UnspecifiedResponsibilitiesLead verification planning , execution and reviews in compliance with DO-254 for DAL A/B projects.Define test strategies, coverage metrics, and test benches aligned with high-assurance requirements.Ensure end-to-end traceability (from high-level requirements to test cases and results).Review and approve verification artifacts, ensuring certification audit readiness.Collaborate with DERs, Systems, and QA teams to ensure compliance with FAA/EASA expectations.Mentor junior engineers and guide them through DO-254 best practices.Setup Hardware Verification Test Stations , Execute Tests and Document Results.QualificationsBachelor's/Master's degree in Engineering (Electronics and Communication or VLSI )Minimum of 7+ years of experienceIn-Depth Experience in Verification Planning, Execution and ReviewsExpert-level knowledge in VHDL, UVM/UVMF, System Verilog,  Code coverage, assertions, etc.Proficiency in scripting, simulation tools(QuestaSim, VCS, Aldec), and coordination of complex verification projectsStrong understanding of the DO-254 process.DO-254 audits and certification experience is a plus.Familiarity with tools like DOORS, Jama, Jira, or PolarionExperience with tool qualification, and process documentation.Experience in PCIe, ARINC-429, Mil -1553, ARINC-818, SPI, AXI, ADC interfaces.Experience in MATLAB for algorithm development and Stimulus Generation.Exceptional problem-solving and debugging skills.RTX adheres to the principles of equal employment. All qualified applications will be given careful consideration without regard to ethnicity, color, religion, gender, sexual orientation or identity, national origin, age, disability, protected veteran status or any other characteristic protected by law.   Privacy Policy and Terms:Click on this link to read the Policy and Terms



  • bangalore, India ACL Digital Full time

    FPGA Design EngineerWe are seeking an RTL FPGA Engineer with a strong background in FPGA design, RTL development, and digital system design. The ideal candidate will have expertise in developing FPGA solutions using VHDL or SystemVerilog, along with solid experience in hardware verification and debugging. This role will involve designing RTL for complex FPGA...


  • bangalore, India ACL Digital Full time

    FPGA Design Engineer We are seeking an RTL FPGA Engineer with a strong background in FPGA design, RTL development, and digital system design. The ideal candidate will have expertise in developing FPGA solutions using VHDL or SystemVerilog , along with solid experience in hardware verification and debugging. This role will involve designing RTL for complex...

  • FPGA Engineer

    1 day ago


    Bangalore, India Proxelera Full time

    We’re Hiring: RTL FPGA Engineer (HAPS Prototyping) &## ; Location: Bangalore | Experience: 5–10 years If you have hands-on experience with Synopsys HAPS boards , ProtoCompiler , and Identify Debug , we want to hear from you! ✅ FPGA implementation: synthesis, floorplanning, timing closure ✅ Scripting: TCL, Python, Shell


  • bangalore district, India ACL Digital Full time

    FPGA Design Engineer We are seeking an RTL FPGA Engineer with a strong background in FPGA design, RTL development, and digital system design. The ideal candidate will have expertise in developing FPGA solutions using VHDL or SystemVerilog , along with solid experience in hardware verification and debugging. This role will involve designing RTL for complex...


  • Bangalore, India ACL Digital Full time

    Job Title: Lead FPGA Design Engineer Experience Required: 7–12 years Job Type: Full-time Semiconductor / Electronics / Embedded Systems We are looking for a highly skilled and experienced Lead FPGA Design Engineer to join our hardware design team. The ideal candidate will lead the design, implementation, verification, and validation of FPGA-based systems...


  • bangalore, India ACL Digital Full time

    Job Title: Lead FPGA Design Engineer Experience Required: 7–12 years Location: Hyderabad/Bangalore Job Type: Full-time Industry: Semiconductor / Electronics / Embedded Systems Job Summary: We are looking for a highly skilled and experienced Lead FPGA Design Engineer to join our hardware design team. The ideal candidate will lead the design, implementation,...


  • Bangalore, India ACL Digital Full time

    Job Title: Lead FPGA Design Engineer Experience Required: 7–12 years Location: Hyderabad/Bangalore Job Type: Full-time Industry: Semiconductor / Electronics / Embedded Systems Job Summary: We are looking for a highly skilled and experienced Lead FPGA Design Engineer to join our hardware design team. The ideal candidate will lead the design, implementation,...


  • bangalore, India ACL Digital Full time

    Job Title: Lead FPGA Design EngineerExperience Required: 7–12 years Location: Hyderabad/Bangalore Job Type: Full-time Industry: Semiconductor / Electronics / Embedded SystemsJob Summary:We are looking for a highly skilled and experienced Lead FPGA Design Engineer to join our hardware design team. The ideal candidate will lead the design, implementation,...


  • bangalore, India Proxelera Full time

    We’re Hiring: RTL FPGA Engineer (HAPS Prototyping) 📍 Location: Bangalore | Experience: 5–10 yearsIf you have hands-on experience with Synopsys HAPS boards, ProtoCompiler, and Identify Debug, we want to hear from you!✅ Strong RTL design/verification (Verilog/SystemVerilog) ✅ FPGA implementation: synthesis, floorplanning, timing closure ✅...


  • Bangalore, India Proxelera Full time

    We’re Hiring: RTL FPGA Engineer (HAPS Prototyping) Location: Bangalore | Experience: 5–10 years If you have hands-on experience with Synopsys HAPS boards , ProtoCompiler , and Identify Debug , we want to hear from you! ✅ Strong RTL design/verification (Verilog/SystemVerilog) ✅ FPGA implementation: synthesis, floorplanning, timing closure ✅...