Design Verification Engineer

3 days ago


tamil nadu, India ACL Digital Full time

Lead Design Verification EngineerLocation: ChennaiExperience: 5 to 10 YearsJob Description:Develop and execute verification plans for complex SoC designs and IP blocks.Architect and implement testbenches using System Verilog and UVM/OVM methodologies.Perform RTL verification, simulation, and debugging.Collaborate with design, architecture, and software teams to ensure functional correctness.Contribute to IP design reviews and sign-off processes.Support post-silicon validation and bring-up activities.Analyze and verify interconnects, buses (e.g., AMBA AXI/AHB/APB), and bridges for performance and protocol compliance.Conduct CPU subsystem verification (ARM/RISCV) including coherency, cache behavior, and interrupt handling.Perform power-aware verification using UPF/CPF and validate low-power design intent.Execute performance verification to ensure bandwidth, latency, and throughput targets are met.Perform Gate level and Timing Simulations to sign off on Timing closure.Analyze and verify serial peripherals like (UART/SDIO/SPI) and validate the Datapath integrity.Preferred Skills & Experience:7–10 years of experience in digital design and verification.Deep understanding of bus protocols and bridge logic, including hands-on experience with AXI, AHB, and APB.Experience with CPU (ARM/RISCV) subsystem verification and performance modeling.Proficiency in SystemVerilog, UVM/OVM, Verilog, and scripting languages (Perl, Tcl, Python).Experience with power-aware verification methodologies and tools (e.g., UPF, CPF).Familiarity with performance verification techniques and metrics.Exposure to tools like Clearcase/Perforce and simulation/debug environments.Strong analytical, debugging, and communication skills.About CompanyACL Digital, part of the ALTEN Group, is a trusted AI-led, Digital & Systems Engineering Partner driving innovation by designing and building intelligent systems across the full technology stack — from chip to cloud. By integrating AI and data-powered solutions, we help enterprises accelerate digital transformation, optimize operations, and achieve scalable business outcomes. Partner with us to turn complexity into clarity and shape the future of your organization.



  • tamil nadu, India ACL Digital Full time

    Lead Design Verification Engineer Location: Chennai Experience: 5 to 10 Years Job Description: Develop and execute verification plans for complex SoC designs and IP blocks. Architect and implement testbenches using System Verilog and UVM/OVM methodologies. Perform RTL verification, simulation, and debugging. Collaborate with design, architecture, and...


  • tamil nadu, India ACL Digital Full time

    Lead Design Verification Engineer Location: Chennai Experience: 5 to 10 Years Job Description: Develop and execute verification plans for complex SoC designs and IP blocks. Architect and implement testbenches using System Verilog and UVM/OVM methodologies. Perform RTL verification, simulation, and debugging. Collaborate with design, architecture, and...


  • Chennai, Tamil Nadu, India Qualcomm Full time

    Company Qualcomm India Private Limited Job Area Engineering Group Engineering Group Hardware Engineering General Summary As a leading technology innovator Qualcomm pushes the boundaries of what s possible to enable next-generation experiences and drives digital transformation to help create a smarter connected future for all As a Qualcomm Hardware Engineer...


  • tamil nadu, India ACL Digital Full time

    Lead RTL Design Engineer (ASIC)Location: Chennai, Tamil NaduExperience: 6 to 9 YearsJob Description6 to 9 Years of experience in Synthesis, Constraints and interface timing Challenges. Good knowledge of Power is preferable.Strong Domain Knowledge on RTL Design, implementation, and Timing analysis.Experience with RTL coding using Verilog/VHDL/System...


  • tamil nadu, India ACL Digital Full time

    Lead RTL Design Engineer (ASIC) Location: Chennai, Tamil Nadu Experience: 6 to 9 Years Job Description 6 to 9 Years of experience in Synthesis, Constraints and interface timing Challenges. Good knowledge of Power is preferable. Strong Domain Knowledge on RTL Design, implementation, and Timing analysis. Experience with RTL coding using Verilog/VHDL/System...


  • tamil nadu, India ACL Digital Full time

    Lead RTL Design Engineer (ASIC) Location: Chennai, Tamil Nadu Experience: 6 to 9 Years Job Description 6 to 9 Years of experience in Synthesis, Constraints and interface timing Challenges. Good knowledge of Power is preferable. Strong Domain Knowledge on RTL Design, implementation, and Timing analysis. Experience with RTL coding using Verilog/VHDL/System...


  • Chennai, Tamil Nadu, India Qualcomm Full time

    Company Qualcomm India Private Limited Job Area Engineering Group Engineering Group Hardware Engineering General Summary Strong knowledge of digital design and SOC architecture Good understanding of OOP concepts Experience in HVL such as System Verilog UVM OVM System C Experience in HDL such as Verilog Knowledge of ARM DSP CPU architecture High Speed...

  • Physical Design

    3 weeks ago


    Chennai, Tamil Nadu, India Qualcomm Full time

    Company Qualcomm India Private Limited Job Area Engineering Group Engineering Group Hardware Engineering General Summary Physical Implementation activities for Sub systems which includes Floor-planning Place and Route CTS Formal verification Physical Verification DRC LVS PDN Timing Closure and power optimization Should have good exposure to PD implementation...

  • RTL Design Engineer

    3 days ago


    tamil nadu, India ACL Digital Full time

    RTL Design Engineer (ASIC)Location: Chennai, Tamil NaduExperience: 1 to 3 YearsJob DescriptionJob Role:Design and implement RTL for wireless modem IPs and SoC subsystems using Verilog/SystemVerilog.Develop micro-architecture specifications and deliver high-quality, synthesizable RTL.Integrate complex subsystems into SoC environments and support design...

  • RTL Design Engineer

    2 days ago


    tamil nadu, India ACL Digital Full time

    RTL Design Engineer (ASIC) Location: Chennai, Tamil Nadu Experience: 1 to 3 Years Job Description Job Role: Design and implement RTL for wireless modem IPs and SoC subsystems using Verilog/SystemVerilog. Develop micro-architecture specifications and deliver high-quality, synthesizable RTL. Integrate complex subsystems into SoC environments and support design...