Staff, Design Verification
2 hours ago
We're looking for a passionate and hands-on RISC-V CPU Cluster/SoC DV Engineer to architect, develop, and evolve world-class verification infrastructure for high-performance RISC-V CPU clusters. If building from scratch, innovating on methodology, and collaborating with top-tier CPU designers excites you — read on.
This role is hybrid, based out of Bangalore.
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting
Who You Are
- You thrive in building robust verification environments using SystemVerilog, UVM and C++, and can define and drive verification plans independently.
- You bring a system-level mindset, with experience integrating multiple IPs into clusters or SoCs and verifying their interactions.
- You have a strong grasp of stimulus planning, debug techniques, and coverage closure for verifying complex hardware subsystems like caches, NoCs, and memory hierarchies.
- You’re comfortable working on features that span multiple IPs — such as coherence, security — and ensuring their correct behavior at the cluster or SoC level.
What We Need
- A Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
- 5- 12 years of Strong experience with System Verilog and UVM-based verification.
- Proven ability to drive subsystem or SoC-level DV projects with integration and system feature validation responsibilities.
- Familiarity with AXI/CHI protocols, System IPs flows (like debug/trace, power management), and integration flows for multi-IP verification environments.
What You Will Learn
- Techniques to scale DV infrastructure for verifying high-performance RISC-V clusters and SoCs.
- How to verify multi-agent interactions across CPUs, system IPs and NoC or fabric components.
- Best practices for cross-IP feature convergence, integration-level planning, and reuse across cluster/SOC programs.
- How to collaborate with global teams across RTL, DV, software, and validation for cohesive system-level bring-up.
-
Verification Lead Design Engineer
3 hours ago
bangalore, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...
-
Senior Design Verification Engineer
24 hours ago
Bangalore, India Prodapt ASIC services (Formerly Innovative Logic) Full timeKey job responsibilities: As a Senior Design Verification Engineer, you will define verification methodology and implement the corresponding verification plan for the SoC. You will participate in the design verification and bring-up of the SoC by writing relevant tests, coverages, assertions, developing automation infrastructure, debugging code, test...
-
Senior Design Verification Engineer
6 hours ago
bangalore, India Prodapt ASIC services (Formerly Innovative Logic) Full timeKey job responsibilities: As a Senior Design Verification Engineer, you will define verification methodology and implement the corresponding verification plan for the SoC. You will participate in the design verification and bring-up of the SoC by writing relevant tests, coverages, assertions, developing automation infrastructure, debugging code, test...
-
Design Verification Lead
3 hours ago
bangalore, India ACL Digital Full timeJob Title: Design Verification LeadLocation: Bangalore/Hyderabad Experience: 7+yrs Job Type: Full-time Industry: Semiconductors / VLSI / EDA Education: B.E./B.Tech or M.E./M.Tech in ECE/EEE or related fieldJob Description:We are looking for a passionate and experienced Design Verification Lead to drive the verification of complex SoC/IP designs. The ideal...
-
Design Verification Engineer
24 hours ago
Bangalore, India ACL Digital Full timeResponsibilities Collaborate with designers, architects, and verification teams to verify the design, architecture, and micro-architecture of ASICs. This includes developing the verification infrastructure, defining the verification scope, and using advanced verification methodologies. Skills Use computer hardware languages like Verilog, and have...
-
Design Verification lead
24 hours ago
Bangalore, India eInfochips (An Arrow Company) Full timeLead Verification Engineer – Work from Office Only Location: Pune / Bangalore / Ahmedabad / Noida / Chennai Experience: 8+ Years (Relevant ASIC/SoC Verification) About Us At eInfochips (An Arrow Company) , we don’t just design chips — we design possibilities. With over 500+ product designs and customers across the globe, we’re shaping...
-
Design Verification lead
3 hours ago
bangalore, India eInfochips (An Arrow Company) Full timeLead Verification Engineer – Work from Office OnlyLocation: Pune / Bangalore / Ahmedabad / Noida / ChennaiExperience: 8+ Years (Relevant ASIC/SoC Verification)About UsAt eInfochips (An Arrow Company), we don’t just design chips — we design possibilities. With over 500+ product designs and customers across the globe, we’re shaping the future of...
-
Design Verification Engineer
6 hours ago
bangalore, India ACL Digital Full timeResponsibilitiesCollaborate with designers, architects, and verification teams to verify the design, architecture, and micro-architecture of ASICs. This includes developing the verification infrastructure, defining the verification scope, and using advanced verification methodologies. SkillsUse computer hardware languages like Verilog, and have experience...
-
Bangalore, India Tenstorrent Full timeWe're looking for a passionate and hands-on RISC-V System IP DV Engineer to architect, develop, and evolve world-class verification infrastructure for System IPs (interrupt controllers, IOMMU, power management, DFD etc) that will be integrated in high-performance RISC-V CPU clusters. If building from scratch, innovating on methodology, and...
-
bangalore, India Tenstorrent Full timeWe're looking for a passionate and hands-on RISC-V System IP DV Engineer to architect, develop, and evolve world-class verification infrastructure for System IPs (interrupt controllers, IOMMU, power management, DFD etc) that will be integrated in high-performance RISC-V CPU clusters. If building from scratch, innovating on methodology, and collaborating with...
