Analog Engineer- Layout
7 hours ago
About the CompanyWe are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise in chip-level integration, bump planning, and ESD implementation, along with a good understanding of circuit simulation concepts. The engineer will work closely with SoC, Circuit, and Digital teams to ensure robust layout quality and performance.Job Description – Senior Analog Layout Engineer (8 to 17 Years Experience)Position: Senior Analog Layout / IP Delivery EngineerExperience Required: 8+ YearsLocation: Hyderabard/RemoteCompany: Spintronics AI SemiconductorsRole OverviewWe are seeking a highly experienced Senior Analog Layout Engineer with strong expertise in chip-level handling of high-speed analog IPs, deep understanding of ICC2-based top-level integration, and the ability to independently run block-level simulations.The candidate must have very strong IP verification knowledge and experience coordinating with foundry teams for signoff, tape-out, and model-related interactions. This role requires full ownership of IP development, verification, integration, and delivery.Key Responsibilities · Handle chip-level planning and integration of high-speed analog IPs· Perform complete analog layout design including floorplanning, routing, matching, shielding, EM/IR checks, and parasitic optimization.· Run post-layout simulations (extracted netlist, corners, Monte Carlo) and ensure correlation with schematic.· Strong understanding of ICC2 flows for complete SoC/top-level integration.· Lead IP verification, including DRC, LVS, ERC, ANT, PEX, and reliability checks.· Drive complete IP signoff ownership, ensuring zero violations at final GDS delivery.· Work closely with foundry teams for:· PDK clarifications· LVS/DRC rule updates· Model issues and PEX rule discussions· Tape-out requirements and signoff guidelines· Coordinate with PD, DV, circuit design, and packaging teams for smooth IP-level delivery.· Prepare and deliver IP documentation, abstracts, verification reports, and GDS.· Mandatory experince in TSMC 5NM.Required Skills · 8+ years of solid experience in Analog/Mixed-Signal Layout.· Deep expertise in high-speed IPs (SERDES, PLL, ADC/DAC, Tx/Rx, clocking blocks).· Strong understanding of chip-level integration, hierarchy, and physical interfaces.· Hands-on experience with ICC2 and top-level integration flows.· Ability to run simulations for the blocks being designed (post-layout, extracted).· Very detailed understanding of:o IP-level verificationo DRC/LVS/ERCo PEX/RC extractiono Signoff decks & reliability checks· Proven experience interacting with foundry teams for rule clarifications and IP/tape-out signoff.· Excellent command of Cadence Virtuoso, PVS, Calibre, and extraction tools.· Strong ownership of IP delivery, customer communication, and documentation. Good to HaveExperience with advanced nodes (5nm).Exposure to SERDES / PCIe / MIPI / USB high-speed IPs.Experience working with global customers.Pay range and compensation packageLocation: Remote / India (must support USA/Canada time zone)Travel: Willing to travel to the U.S. for project release (as required)Equal Opportunity StatementWe are committed to diversity and inclusivity.
-
Analog Layout Engineer
2 weeks ago
Bangalore, India ACL Digital Full timeAnalog Layout Engineer Required Qualifications: Bachelor’s or Master’s degree in Electrical Engineering , Computer Engineering , or a related field. 4+ years of experience in analog layout design with a focus on TSMC 7nm , 5nm , and 3nm process technologies. Proficiency with Cadence Virtuoso , Mentor Graphics , Synopsys IC Compiler , or equivalent analog...
-
Analog Layout Engineer
1 week ago
bangalore, India ACL Digital Full timeAnalog Layout EngineerRequired Qualifications:Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.4+ years of experience in analog layout design with a focus on TSMC 7nm, 5nm, and 3nm process technologies.Proficiency with Cadence Virtuoso, Mentor Graphics, Synopsys IC Compiler, or equivalent analog layout...
-
Analog Layout Engineer
2 weeks ago
bangalore, India Eteros Technologies Full timeAnalog Layout Engineer (3-7 Yrs Exp)SummaryThis position is for an Analog Layout Engineer role who should have the below required knowledge and skills -Should have very good understanding of semiconductor / Analog Layout & Physical verification basics.Good hands-on Block level scratch Layout work, floorplan, placement, routingHands on in 28nm/22nm/ 14nm/...
-
Analog Layout Engineer
7 days ago
bangalore, India Eteros Technologies Full timeAnalog Layout Engineer (3-7 Yrs Exp) Summary This position is for an Analog Layout Engineer role who should have the below required knowledge and skills -Should have very good understanding of semiconductor / Analog Layout & Physical verification basics.Good hands-on Block level scratch Layout work, floorplan, placement, routingHands on in 28nm/22nm/ 14nm/...
-
Analog Layout Engineer
4 weeks ago
bangalore, India Eteros Technologies Full timeAnalog Layout Engineer (3-7 Yrs Exp) Summary This position is for an Analog Layout Engineer role who should have the below required knowledge and skills - Should have very good understanding of semiconductor / Analog Layout & Physical verification basics. Good hands-on Block level scratch Layout work, floorplan, placement, routing Hands on in 28nm/22nm/...
-
Analog Layout Engineer
6 days ago
Bangalore, India Eteros Technologies Full timeAnalog Layout Engineer (3-7 Yrs Exp) Summary This position is for an Analog Layout Engineer role who should have the below required knowledge and skills - Should have very good understanding of semiconductor / Analog Layout & Physical verification basics. Good hands-on Block level scratch Layout work, floorplan, placement, routing Hands on in 28nm/22nm/...
-
Analog Layout Engineer
6 days ago
Bangalore, India ACL Digital Full timeLocation: Bangalore Experience: 2–3 Years Role: Analog Layout Engineer Notice period : 0-15 Days We are looking for a skilled Analog Layout Engineer with 2–3 years of experience in custom layout development for analog and mixed-signal IPs. The ideal candidate should have hands-on experience in deep-submicron technologies, strong understanding of layout...
-
Analog Layout Engineers
2 weeks ago
bangalore, India ACL Digital Full timeAbout the job Job Title: Analog Layout Engineer Job Description: We are seeking a skilled and motivated Analog Layout Engineer to join our team. The ideal candidate will independently handle block-level and chip-level analog layout design while coordinating effectively with circuit designers and project leads. This is an exciting opportunity for individuals...
-
Analog Layout Engineer
4 weeks ago
Bangalore Urban, India Eteros Technologies Full timeAnalog Layout Engineer (3-7 Yrs Exp) Summary This position is for an Analog Layout Engineer role who should have the below required knowledge and skills -Should have very good understanding of semiconductor / Analog Layout & Physical verification basics.Good hands-on Block level scratch Layout work, floorplan, placement, routingHands on in 28nm/22nm/ 14nm/...
-
Analog Engineer- Layout
11 hours ago
bangalore, India Best NanoTech Full timeAbout the Company We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise...
