Staff Engineer, Design Verification
21 hours ago
Key Responsibilities Strategic Leadership : Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environments Verification Architecture : Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design quality Technical Mentorship : Guide and develop junior engineers, serving as a resource for colleagues with less experience while modeling professional behaviors Cross-Functional Direction : Coordinate work across organizational lines, collaborating with design teams on verification requirements and sign-off criteria Problem Resolution : Lead complex debugging efforts across RTL and gate-level simulations with minimal direction, developing resolutions that require in-depth analysis Coverage Closure : Drive functional and code coverage closure using advanced verification methodologies to ensure design accuracy Post-Silicon Support : Lead post-silicon validation activities, contributing expertise to address critical issues Customer Representation : Serve as principal customer contact on projects, representing ADI's technical excellence and customer commitment Must Have Skills SystemVerilog and UVM Expertise : Expert-level knowledge of SystemVerilog and Universal Verification Methodology for architecting advanced verification environments for complex designs Test Planning and Strategy : Demonstrated ability to develop comprehensive verification plans that drive coverage-driven methodologies and verification closure Mixed-Signal Verification : Deep understanding of mixed-signal design principles and verification methodologies, with experience implementing sophisticated verification approaches Debugging Mastery : Advanced debugging skills across multiple design abstractions, with proven ability to resolve complex verification issues with minimal direction EDA Tool Proficiency : Extensive experience with electronic design automation tools (Cadence/Synopsys) and formal verification techniques Scripting and Automation : Advanced proficiency in Python, Perl, TCL, or Shell scripting for creating sophisticated verification automation frameworks Technical Leadership : Demonstrated ability to influence verification direction, mentor junior engineers, and drive methodology adoption across teams
-
Senior Design Verification Lead
2 weeks ago
bangalore district, India Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans. Develop and implement...
-
Senior Design Verification Leads/Architects
2 weeks ago
bangalore district, India Eximietas Design Full timeHi All, Greetings' from Eximietas Design....! We are Hiring Senior SOC Design Verification Leads / Architects. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: We are seeking an experienced and highly skilled Senior SOC Design Verification Engineer...
-
Design Verification Engineer
2 weeks ago
bangalore district, India DBSI Services Full timeJob Title: Design Verification Engineer Location: Bangalore, India Type - Full time Description: Client is seeking a Design Verification Engineer. The role is technical, hands-on, in charge of the verification environment for new silicon projects and developments. We are looking for an experienced professional with Passion & Drive to succeed. Primary...
-
Design Verification Engineer
17 hours ago
bangalore district, India Hays Full timeWe are looking Verification engineer with 5-8 years experience to support our client in Bangalore., Pls share your resume if you have only available within Immediate to max 30 days notice. Mention your notice period details: 30 days Company: Hays () – Payroll Location; Bangalore Role; Verification engineer Payroll; Hays Mode of Interview; 1st round virtual...
-
Staff Engineer, Design Verification
3 days ago
bangalore, India Analog Devices Full timeKey ResponsibilitiesStrategic Leadership: Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environmentsVerification Architecture: Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design qualityTechnical...
-
Staff Engineer, Design Verification
2 days ago
bangalore, India Analog Devices Full timeKey Responsibilities Strategic Leadership : Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environments Verification Architecture : Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design quality...
-
Staff Engineer, Design Verification
1 day ago
Bangalore, India Analog Devices Full timeKey Responsibilities Strategic Leadership : Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environments Verification Architecture : Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design quality...
-
Senior Design Verification Architect
1 week ago
Bangalore, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification Architects/ Sr. Manger. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: # Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans. # Develop and...
-
Design Verification Engineer
17 hours ago
bangalore district, India ACL Digital Full timeDesign Verification Engineer - Senior / Lead / Sr. Lead Job Description: Must have good knowledge on the verification flows. Excellent hands-on debug skills and problem solving attitude.. Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC Experience of working on Functional Verification, SoC Verification, Emulation Good...
-
Verification Lead Design Engineer
1 week ago
bangalore, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...