Apply in 3 Minutes: Application Specific Integrated Circuit Design Engineer
1 week ago
Job Description
ASIC Design Engineer
Location: Hyderabad
Experience: 510 years
Job Description
Key Responsibilities:
- Develop and implement RTL design for complex ASIC SoCs/IPs.
- Work on micro-architecture design, coding (Verilog/SystemVerilog), and RTL integration.
- Perform design synthesis, lint, CDC/RDC checks, and timing closure.
- Collaborate with verification, physical design, and architecture teams to ensure first-pass silicon success.
- Debug design issues at block and SoC level, support verification and post-silicon validation.
- Contribute to low-power, high-performance design techniques for advanced technology nodes.
Required Skills:
- Strong expertise in RTL design using Verilog/SystemVerilog.
- Hands-on experience with ASIC flow: synthesis, STA, constraints, ECO.
- Knowledge of standard protocols (AXI, AHB, PCIe, DDR, Ethernet, etc.).
- Familiarity with power intent (UPF/CPF) and clock/power domain crossings.
- Experience in working with EDA tools (Synopsys/Cadence/Mentor).
- Good problem-solving and debugging skills.
About Company
ACL Digital, a leader in digital engineering and transformation, is part of the ALTEN Group. At ACL Digital, we empower organizations to thrive in an AI-first world. Our expertise spans the entire technology stack, seamlessly integrating AI and data-driven solutions from Chip to cloud. By choosing ACL Digital, you gain a strategic advantage in navigating the complexities of digital transformation. Let us be your trusted partner in shaping the future.
-
Analog Integrated Circuit Design Architect
3 days ago
Visakhapatnam, Andhra Pradesh, India, Andhra Pradesh Eximietas Design Full timeHi All,Greetings from Eximietas Design!We are hiring Senior Analog Circuit Design Architect.Experience: 10+ Years.Location: San Jose, Bay Area.Anyone with a Valid H1B or Already in US.The Candidate Should Have Strong Background InCMOS Analog design fundamentals.Example circuit blocks include OTA, Charge Pump, Bandgap Reference, Ring Oscillator, LC-VCO,...
-
Hyderabad, Telangana, India, Telangana ACL Digital Full timeASIC/SOC Front End Design EngineerJob description:1. Setup ASIC QA flows for RTL design quality checks.2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains.3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps.4. Come up with clock constraints, false paths,...
-
hyderabad, India ACL Digital Full timeASIC/SOC Front End Design Engineer Job description: 1. Setup ASIC QA flows for RTL design quality checks. 2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains. 3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps. 4. Come up with clock constraints, false paths,...
-
Hyderabad, India ACL Digital Full timeASIC/SOC Front End Design EngineerJob description:1. Setup ASIC QA flows for RTL design quality checks.2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains.3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps.4. Come up with clock constraints, false paths,...
-
Hyderabad, India ACL Digital Full timeASIC/SOC Front End Design Engineer Job description: 1. Setup ASIC QA flows for RTL design quality checks. 2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains. 3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps. 4. Come up with clock constraints, false paths,...
-
Hyderabad, India ACL Digital Full timeASIC/SOC Front End Design EngineerJob description:1. Setup ASIC QA flows for RTL design quality checks.2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains.3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps.4. Come up with clock constraints, false paths,...
-
Hyderabad, India ACL Digital Full timeASIC/SOC Front End Design Engineer Job description: 1. Setup ASIC QA flows for RTL design quality checks. 2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains. 3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps. 4. Come up with clock constraints, false paths,...
-
Hyderabad, India ACL Digital Full timeASIC/SOC Front End Design EngineerJob description:1. Setup ASIC QA flows for RTL design quality checks.2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains.3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps.4. Come up with clock constraints, false paths,...
-
india ACL Digital Full timeASIC/SOC Front End Design EngineerJob description: 1. Setup ASIC QA flows for RTL design quality checks. 2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains. 3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps. 4. Come up with clock constraints, false paths,...
-
Hyderabad, Telangana, India, Telangana ACL Digital Full timeASIC Design EngineerLocation: HyderabadExperience: 5–10 yearsJob DescriptionKey Responsibilities:Develop and implement RTL design for complex ASIC SoCs/IPs.Work on micro-architecture design, coding (Verilog/SystemVerilog), and RTL integration.Perform design synthesis, lint, CDC/RDC checks, and timing closure.Collaborate with verification, physical design,...
