Principal Engineer, Physical Design

Job Description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Built on decades of expertise and execution, Marvell's custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you'll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, and networking applications.

What You Can Expect

- This role is based in Bangalore - India. You will work with both local and global team members on the physical design of complex chips and lead the development of advanced methodologies that enable scalable, high-performance implementation.

- As a Principal Engineer, you will operate at the intersection of technical depth and strategic influence, driving innovation across teams and projects.

- Architect and lead the development of next-generation physical design methodologies and automation flows.

- Provide deep technical leadership in RTL-to-GDSII implementation, including synthesis, floorplanning, place and route, clock tree synthesis, and timing closure.

- Serve as a key technical advisor across multiple projects, influencing design decisions and resolving complex implementation challenges.

- Collaborate with global cross-functional teams, including RTL, verification, and CAD, to ensure cohesive and optimized design execution.

- Mentor and coach senior and junior engineers, fostering technical growth and promoting best practices across the organization.

- Evaluate and drive adoption of emerging EDA tools and technologies in partnership with internal CAD and external vendors.

- Represent the physical design team in strategic technical discussions with internal and external stakeholders, contributing to roadmap planning and methodology evolution.

What We're Looking For

- Bachelor's, Master's, or PhD degree in Electrical Engineering, Computer Engineering, or a related field.

- 12+ years of progressive experience in back-end physical design and verification, including leadership roles.

- Deep understanding of RTL to GDSII flows, including synthesis, place and route, clock tree synthesis, and timing closure.

- Strong expertise in static timing analysis (e.g., PrimeTime, Tempus) and power/signal integrity tools (e.g., Voltus, RedHawk).

- Proficient in scripting languages such as Python, Perl, Tcl, and Makefile for automation and flow development.

- Demonstrated experience in developing and deploying physical design methodologies and flows.

- Strong communication and collaboration skills, with the ability to mentor junior engineers and influence cross-functional teams.

- Experience working with EDA vendors and evaluating new tools and technologies is a plus.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

#LI-MN1

---