Ip Design Verification Engineer

Job Details Performs functional verification of IP logic to ensure design will meet specification requirements Develops IP verification plans test benches and the verification environment to ensure coverage to confirm to microarchitecture specifications Executes verification plans and defines and runs system simulation models to verify the design analyze power and timing and uncover bugs Replicates root causes and debugs issues in the presilicon environment Finds and implements corrective measures to resolve failing tests Collaborates with architects RTL developers and physical design teams to improve verification of complex architectural and microarchitectural features Documents test plans and drives technical reviews of plans and proofs with design and architecture teams Maintains and improves existing functional verification infrastructure and methodology Participates in the definition of verification infrastructure and related TFMs needed for functional design verification Qualifications Candidates must possess the below minimum qualifications to be initially considered for this position Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates Requirements listed below would be obtained through a combination of Industry job-relevant experience internship experiences and or school work classes research Education Requirement- Bachelor s degree in Electrical or Computer Engineering Computer Science Math Physics or related field plus 6-8 years of industry work experience or- Master s degree in Electrical or Computer Engineering Computer Science Math Physics or related field plus 5-7 years of industry work experience or- PhD in Electrical or Computer Engineering Computer Science Math Physics or related field plus 4 years of related work experience Minimum Qualifications- 4 years of experience in relevant Pre-Silicon validation position having gone through multiple project cycles to gather in-depth experience 4 years of experience in logic design verification with various tools and methodologies including System Verilog Perl OVM UVM logic simulators and coverage tools 4 years of experience with pre-silicon simulation tool flows such as Synopsys VCS Verdi and DVE 4 years of experience in OVM UVM for developing verification test benches and constrained random verification Preferred Qualifications- Experience with PCIe Power Management Ethernet Network packet processing Job Type Experienced Hire Shift Shift 1 India Primary Location India Bangalore Additional Locations Business group The Network Edge Group brings together our network connectivity and edge into a business unit chartered to drive technology end to end product leadership It s leadership Ethernet Switch IPU Photonics Network and Edge portfolio is comprised of leadership products critically important to our customers Posting Statement All qualified applicants will receive consideration for employment without regard to race color religion religious creed sex national origin ancestry age physical or mental disability medical condition genetic information military and veteran status marital status pregnancy gender gender expression gender identity sexual orientation or any other characteristic protected by local law regulation or ordinance Position of Trust N A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site Job posting details such as work model location or time type are subject to change