
3 Days Left: SOC RTL/DFX execution Lead
3 weeks ago
- Lead and define overall test chip architecture, including the functional and DFX aspects.
- Integrate high speed DDR PHY IPs into test chip top level RTL which requires working knowledge of DDR/LPDDR/HBM etc protocols.
- Develop additional custom logic at test chip top level for interfacing and interacting with PHY IPs and associated logic.
- Implementation of SOC DFT features (TAP controller, JTAG/IJTAG, GPIOs, ESD structures etc) into RTL.
- Gate level simulation using Synopsys VCS and Verdi.
- SOC-level SDC development and hand-off to PD
- UPF development and hand-off to PD.
- ATPG patterns translation from IP level to SOC level and hand-off.
- Spyglass bringup and analysis for scan readiness/test coverage gaps.
- Run all SOC RTL QA checks (Lint/CDC/RDC/VCLP etc)
- Support silicon bring-up and debug.
- Develop efficient DFx flows and methodology compatible with front end and physical design flows
EXPERIENCE & QUALIFICATIONS:
- BS/MS/PhD in EE/ECE/CE/CS with at least 10+ years of industry experience in SOC RTL/DFX execution with added exposure to high speed PHY or Serdes IPs design.
- Experience with the development of a complete TestChip RTL (including integration of IEEE1149.1 TAP, GPIOs etc) from early RTL design to post-silicon support.
- Exposure to MCM (multi-die integration into a package) would be desirable.
- Integration of several IPs (with or without integrated JTAG controllers) into the testchip environment.
- Experience with integration of PLLs and DFX care-abouts thereby.
- Test chip SOC level ICL/PDL transition and implementation.
- Understanding of STA fundamentals, experience with SDC development.
- Experience with UPF development.
- Experience with ATPG patterns translation from IP level to SOC level.
- Familiarity with SystemVerilog and UVM.
- Strong problem solving and debug skills across various levels of design hierarchies
-
RTL Engineer/ RTL Lead and above
4 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- Bangalore Hi All, we are hiring RTL design engineer and design verification engineer for Bangalore location. Exp: 5+ yr exp Skills: RTL ASIC, CDC, Lint, Synthesis, Spyglass We are hiring for RTL ASIC engineer 7f work experience in ASIC/IP Design. Experience in Logic design / RTL design Experience is IP design and...
-
RTL Engineer/ RTL Lead and above
3 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- BangaloreHi All,we are hiring RTL design engineer and design verification engineer for Bangalore location.Exp: 5+ yr expSkills: RTL ASIC, CDC, Lint, Synthesis, Spyglass We are hiring for RTL ASIC engineer7f work experience in ASIC/IP Design.Experience in Logic design / RTL designExperience is IP design and...
-
RTL Engineer/ RTL Lead and above
2 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- Bangalore Hi All, we are hiring RTL design engineer and design verification engineer for Bangalore location. Exp: 5+ yr exp Skills: RTL ASIC, CDC, Lint, Synthesis, Spyglass We are hiring for RTL ASIC engineer 7f work experience in ASIC/IP Design. Experience in Logic design / RTL design Experience is...
-
3 Days Left Lead Design Engineer
3 weeks ago
Bengaluru, Karnataka, India Larsen & Toubro Limited Full timeJob DescriptionPosition Overview:In this role, you will be responsible for design and implementation of Digital IPs for cutting-edge SoC projects. Work on implementing IP definitions that meet customer and application needs. This role requires a strong background in design methodologies, hands-on experience with industry-standard tools, and the ability to...
-
SOC Design Verification Lead
3 weeks ago
Bengaluru, Karnataka, India L&T Technology Services Full timeL&T Technologies is looking to hire for SOC DV Lead role. Job Location : Bangalore Job Title : SoC DV Lead YEARS OF EXPERIENCE : 8+ Years JOB DESCRIPTION: Expertise in verifying SOC based on ARM and RISC CPU's. Define and implement ASIC / SoC verification plans, and build verification test benches to enable ASIC, sub-system, SoC level verification....
-
SOC Design Verification Lead
2 weeks ago
Bengaluru, Karnataka, India L&T Technology Services Full timeL&T Technologies is looking to hire for SOC DV Lead role. Job Location : Bangalore Job Title: SoC DV LeadYEARS OF EXPERIENCE: 8+ YearsJOB DESCRIPTION:Expertise in verifying SOC based on ARM and RISC CPU's. Define and implement ASIC / SoC verification plans, and build verification test benches to enable ASIC, sub-system, SoC level verification. Develop...
-
Senior DFX Verification Expert
2 weeks ago
Bengaluru, Karnataka, India beBeeVerification Full time ₹ 15,00,000 - ₹ 25,00,000Job Title: Senior DFX Verification ExpertAbout the RoleWe are seeking a seasoned DFX verification professional to lead our team's efforts in ensuring design functionality and excellence.This role involves collaborating with IP and integration teams to understand DFT requirements, focusing on concepts like Scan and BIST, as well as JTAG Debuggers.Key...
-
RTL Design Lead
3 weeks ago
Bengaluru, Karnataka, India L&T Technology Services Full timeRTL Design Engineer with 8+ to 15 of Hands on experiences.• Experience/proficiency in RTL design(Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, SoC Design and Integration• Should have hands on experience in all the Design aspects, should work independently.• Experience/proficiency in front-end...
-
RTL Design Lead
2 weeks ago
Bengaluru, Karnataka, India L&T Technology Services Full timeRTL Design Engineer with 8+ to 15 of Hands on experiences. • Experience/proficiency in RTL design(Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, SoC Design and Integration • Should have hands on experience in all the Design aspects, should work independently. • Experience/proficiency in front-end...
-
Senior DFX Verification Engineer
3 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeDFX Verification Lead Work Location - Bangalore Experience: 4 to 8 years Location: Bangalore Notice Period: Immediate to 30 days preferred Key Responsibilities: - Collaborate with IP and integration teams to understand DFT requirements, focusing on concepts like Scan and BIST, as well as JTAG Debuggers. - Work alongside designers and verification engineers...