Formal Verification Staff Engineer
4 weeks ago
Alternate Job Titles:
- Formal Verification Engineer - ASIC Digital Design Engineer - RTL Verification Specialist
We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You are a highly skilled and experienced Formal Verification Specialist with a strong background in RTL design and a passion for ensuring the correctness and reliability of digital designs. You have a minimum of 3 years of industry experience, with at least the last 2 years focused on formal techniques for verification. You possess deep knowledge of architectures of designs and digital logic, synthesis flow, static timing flows, and formal checking. Your hands-on experience with HDLs such as Verilog or System Verilog and understanding of temporal logic assertions make you an ideal candidate for this role. You have worked on complex verification projects and have experience with formal verification tools like Jasper or VC-Formal. Your skills in Python, Perl, or Shell scripting are a plus.
You are a team player with excellent communication skills, capable of mentoring junior engineers and collaborating with geographically diverse cross-functional teams. Your problem-solving abilities and attention to detail enable you to debug RTL designs effectively and identify causes of failure scenarios. You hold a Bachelor&aposs or Master&aposs degree in Computer Science or Electrical Engineering from a reputed engineering college.
What Youll Be Doing:
- Specifying, implementing, and maintaining an integrated end-to-end formal verification flow for the formal verification objective.
- Guiding and training team members on effective usage of FV tools.
- Reviewing formal setups and proofs with design and verification teams.
- Maintaining and extending assertion libraries, including support for both simulation and formal verification.
- Identifying key behaviors for verification of DUT and creating a formal verification plan.
- Developing verification environments, including environment assumptions, assertions, and cover properties in the context of the verification plan.
- Applying various formal verification techniques to prove the correctness of digital designs.
- Debugging RTL to identify causes of failure scenarios.
The Impact You Will Have:
- Enhance the reliability and quality of our digital designs through rigorous formal verification.
- Contribute to the development of high-performance silicon chips and software content.
- Improve the overall design and verification process by maintaining and extending assertion libraries.
- Facilitate knowledge sharing and skill development within the team by providing guidance and training on FV tools.
- Ensure the correctness of designs by identifying key behaviors and creating comprehensive verification plans.
- Support the success of geographically diverse cross-functional teams through effective collaboration and communication.
What Youll Need:
- Strong knowledge of architectures of designs and digital logic.
- Experience with synthesis flow and static timing flows, formal checking, etc.
- Hands-on experience with HDLs such as Verilog / System Verilog.
- Understanding of temporal logic assertions.
- Experience with at least one formal verification tool (e.g., Jasper, VC-Formal).
- Experience with complex verification projects that used formal techniques for closure.
- Skills in Python, Perl, or Shell scripting (a plus).
Who You Are:
- A seasoned professional with a comprehensive understanding of formal verification techniques.
- A collaborative team player with excellent communication skills.
- A problem solver with strong debugging skills.
- A mentor capable of guiding junior engineers and interns.
- An individual with a proactive and detail-oriented approach to work.
The Team Youll Be A Part Of:
You will be part of the Solutions Group at our Bangalore Design Center, India. This team focuses on delivering high-quality digital designs and verification solutions. The position offers learning and growth opportunities, allowing you to work with a diverse group of talented engineers.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
-
Sr Staff Formal Verification Engineer
5 days ago
Bengaluru, Karnataka, India Synopsys Inc Full timeThe Formal Verification Team is part of Synopsys EDA Group. We work with top-tier Synopsys customers to deploy high-quality Formal Verification Solutions and Flows on the cutting edge verification requirements of the industry. The team works across the spectrum of verification challenges like Property Verification, Data Path Verification, Clock-gating...
-
Sr Staff Formal Verification Engineer
3 weeks ago
Bengaluru, Karnataka, India Synopsys Inc Full timeThe Formal Verification Team is part of Synopsys EDA Group. We work with top-tier Synopsys customers to deploy high-quality Formal Verification Solutions and Flows on the cutting edge verification requirements of the industry. The team works across the spectrum of verification challenges like Property Verification, Data Path Verification, Clock-gating...
-
Formal Verification Engineer
3 weeks ago
Bengaluru, Karnataka, India Rakiya Information Technology Solutions Full timeHello Everyone#URGENTHIRING#formalverification We're looking for Formal Verification Engineer with 0.6month to 1 year experience.JD : Formal Verification profile : LEC, LINT, Spyglass, CDC, PLC]
-
Silicon Formal Verification Engineer
7 days ago
Bengaluru, Karnataka, India Mulya Technologies Full timeSilicon Formal Verification Engineer :-BangaloreFounded in 2023,by Industry veterans HQ in California,USWe are revolutionizing sustainable AI compute through intuitive software with composable siliconSilicon Formal Verification Engineer• Job Descriptiono In this role you will be responsible for developing and applying formalverification techniques to...
-
Formal Verification Specialist
2 weeks ago
Bengaluru, Karnataka, India Intel Full timeAbout UsWe are seeking a talented Formal Verification Engineer to join our team at Intel. As a member of our team, you will have the opportunity to work on cutting-edge projects in formal verification, contributing to the development of innovative verification solutions that push the boundaries of what is possible.In this role, you will be responsible for...
-
Formal Verification Engineer
3 weeks ago
Bengaluru, Karnataka, India Intel Full timeJob Details Conducts verification of IP and or SoC microarchitecture using formal verification tools methodologies and technologies based on model checking and equivalence checking algorithms Creates comprehensive formal verification test and coverage plans including definition of formal verification scope strategy and...
-
Lead Formal Verification Engineer
1 day ago
Bengaluru, Karnataka, India Synopsys Inc Full timeJob Description- Lead Formal Verification EngineerWe Are:At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips...
-
Formal Verification Engineer
2 weeks ago
Bengaluru, Karnataka, India Intel Full timeJob DescriptionJob descriptionAbout The RoleConducts verification of IP and/or SoC microarchitecture using formal verification tools, methodologies, and technologies based on model checking and equivalence checking algorithms.Creates comprehensive formal verification test and coverage plans including definition of formal verification scope, strategy, and...
-
Formal Verification Application Engineer
5 days ago
Bengaluru, Karnataka, India beBee Careers Full timeAbout the JobThis Senior Formal Verification Application Consultant role requires an experienced professional to join our Formal Verification Team. The successful candidate will promote adoption of Synopsys Formal Verification Apps to new customers through effective presentations and demos.Job DescriptionDeliver presentations and demos to promote Synopsys...
-
Senior Formal Verification Manager
11 hours ago
Bengaluru, Karnataka, India beBee Careers Full timeAbout the RoleWe are looking for a skilled Senior Formal Verification Engineer to join our team and lead the development of formal verification plans, ensuring timely and high-quality IP releases. As a key member of our team, you will be responsible for driving innovation in verification methodologies and delivering best-in-class, verified IPs.Key...