Physical Design- CDC RDC Lead

24 hours ago

Bengaluru, Karnataka, India Advanced Micro Devices (AMD) Full time
Job Description

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

Key Responsibilities:

1. Physical Design Implementation:

- Translate complex CDNA and RDNA graphics IP RTL designs into optimized physical layouts.
- Utilize industry-leading EDA tools for synthesis, place-and-route (PnR), and physical verification processes to take the design thru mock-taepout

1. Performance Optimization:

- Focus on power, performance, and area (PPA) optimization to meet the stringent requirements of high-performance graphics and compute products.
- Collaborate with architecture and front-end design teams to align RTL design with physical constraints and objectives.

1. Verification and Timing Closure:

- Conduct static timing analysis (STA) to ensure robust timing closure and sign-off for graphics IP.
- Implement and verify design rule checks (DRC), layout versus schematic checks (LVS), and power grid analysis tailored to CDNA and RDNA requirements.

1. Collaboration and Communication:

- Work closely with cross-functional teams, including architects, RTL designers, and verification engineers to ensure seamless integration and functionality of graphics IP cores.
- Provide feedback and suggest improvements to design methodologies and processes to push the technology envelope further.

1. Documentation and Reporting:

- Maintain comprehensive design documentation, methodologies, and updates.
- Prepare detailed reports on design progress, performance metrics, and any technical challenges encountered.

PREFERRED EXPERIENCE:

- Domain Expertise:
- Experience with working on complex design and optimizing for performance, power, and area.
- Technical Proficiency:
- Proven track record in RTL synthesis, place-and-route (PnR), and static timing analysis (STA) for complex IP cores.
- Proficiency with industry-leading EDA tools, such as Synopsys Design Compiler, Cadence Innovus, and timing analysis tools like PrimeTime.
- Experience with low-power design methodologies and techniques for high-performance graphics IP.
- Design and Verification:
- Successful completion of full-chip sign-off, including design rule checks (DRC) and layout versus schematic (LVS) checks.
- Strong skills in signal integrity analysis, including crosstalk and IR drop evaluations.
- Process Technology:
- Experience working with advanced semiconductor process nodes (e.g., 7nm, 5nm, or below).
- Knowledge of process-related challenges and optimization techniques for graphics applications.
- Scripting and Automation:
- Proficiency in scripting languages such as Perl, Python, or TCL to automate design flows and improve efficiency.
- Experience developing and maintaining scripts for design rule checks and optimization processes.
- Problem-Solving and Innovation:
- Demonstrated ability to solve complex design challenges using innovative approaches.
- A track record of contributing to the improvement of design techniques and methodologies in a graphics-focused engineering team.

  • ASIC Frontend Implementation, CDC/RDC

    3 weeks ago

    Bengaluru, Karnataka, India Meta Platform Full time

    Job DescriptionJob descriptionMeta is looking for ASIC Frontend Implementation, CDC/RDC to join our dynamic team and embark on a rewarding career journey.- Develop ASIC frontend design and verification.- Implement CDC/RDC methodologies for circuit validation.- Collaborate with design and verification teams.

  • Senior Physical Design Expert

    16 hours ago

    Bengaluru, Karnataka, India beBeeDesign Full time ₹ 1,80,00,000 - ₹ 2,10,00,000

    Physical Design- CDC RDC LeadThis role involves leading the implementation of complex digital designs, collaborating with cross-functional teams, and driving performance optimization. Main Responsibilities:Implement physical design methodologies and tools for optimal results.Collaborate with architecture and front-end design teams to align RTL design with...

  • Senior/Lead RTL design engineer

    3 weeks ago

    Bengaluru, Karnataka, India ACL Digital Full time

    ACL Digital is Hiring: #RTL_Design_Engineers Experience: 4–15 Years ExperienceLocation: BangaloreNotice Period: Immediate to 30 Days / Serving NoticeAre you passionate about cutting-edge SoC design? ACL Digital is looking for experienced RTL Design Engineers with specialized skills in Synthesis, CDC/RDC/Lint, and Timing Constraints. Join our growing team...

  • Senior/Lead RTL design engineer

    4 weeks ago

    Bengaluru, Karnataka, India ACL Digital Full time

    ACL Digital is Hiring: #RTL_Design_Engineers Experience: 4–15 Years Experience Location: Bangalore Notice Period: Immediate to 30 Days / Serving Notice Are you passionate about cutting-edge SoC design? ACL Digital is looking for experienced RTL Design Engineers with specialized skills in Synthesis, CDC/RDC/Lint , and Timing Constraints . Join our...

  • Senior/Lead RTL design engineer

    2 weeks ago

    Bengaluru, Karnataka, India ACL Digital Full time

    ACL Digital is Hiring: #RTL_Design_Engineers Experience: 4–15 Years Experience Location: Bangalore Notice Period: Immediate to 30 Days / Serving Notice Are you passionate about cutting-edge SoC design? ACL Digital is looking for experienced RTL Design Engineers with specialized skills in Synthesis, CDC/RDC/Lint, and Timing Constraints. Join our growing...

  • Silicon Circuit Designer

    16 hours ago

    Bengaluru, Karnataka, India beBeeSynthesis Full time ₹ 17,20,000 - ₹ 25,12,000

    Job OpportunityWe are seeking a skilled Synthesis Design Engineer to join our team.Key Responsibilities:Design synthesis: Performing logical and physical synthesis of blocks in IPDesign analysis: Analyzing and verifying that the design meets requirements for functionality, performance, and areaDesign constraints: Defining synthesis design constraints and...

  • High Salary: SMTS Silicon Design Engineer

    24 hours ago

    Bengaluru, Karnataka, India Advanced Micro Devices (AMD) Full time

    Job DescriptionAs a Synthesis design engineer, you will work with architects/designers for IP developmentKEY RESPONSIBILITIES:- Design synthesis: Performing logical and physical synthesis of blocks in IP- Design analysis: Analyzing and verifying that the design meets requirements for functionality, performance, and area- Design constraints: Defining...

  • Lead Digital Circuit Designer

    20 hours ago

    Bengaluru, Karnataka, India beBeeDigital Full time ₹ 1,50,00,000 - ₹ 2,00,00,000

    Job OpportunitySeeking an experienced Rapid Digital Design Engineer to join our team. The ideal candidate will have 4+ years of experience in designing and developing complex digital circuits at the register-transfer level (RTL). This role requires expertise in top-level (SOC) level basic industry-standard architecture knowledge, including SoC and IP...

  • Senior Physical Design Engineer

    1 day ago

    Bengaluru, Karnataka, India beBeeDesign Full time ₹ 15,00,000 - ₹ 20,00,000

    Timing Engineer RoleWe are seeking a seasoned Timing Engineer to join our team and lead the development of timing methodologies, ensuring design convergence and managing ECOs effectively.The successful candidate will be responsible for performing static timing analysis setup and sign-off for multi-corner, multi-voltage processes to align with PPA...

  • Timing Methodologies Lead

    16 hours ago

    Bengaluru, Karnataka, India beBeeMethodologist Full time ₹ 2,00,00,000 - ₹ 2,50,00,000

    Timing Methodologies Lead Job DescriptionAs a key member of our design team, the ideal candidate will lead and develop timing methodologies that ensure seamless design convergence.Establish SDGs: Create Static Design Constraints (SDCs) that optimize special timing checks and automate processes for effective ECO management.The successful candidate will...