Senior Analog Layout Engineer-High Speed Analog Chip TSMC 5nm
3 weeks ago
Job Description Job Title: Senior Analog Layout Engineer High-Speed Analog Chip (TSMC 5nm) Experience: 8+ Years Location: Remote / India (must support USA/Canada time zone) Travel: Willing to travel to the U.S. for project release (as required) Role Overview We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise in chip-level integration, bump planning, and ESD implementation, along with a good understanding of circuit simulation concepts. The engineer will work closely with SoC, Circuit, and Digital teams to ensure robust layout quality and performance. Key Responsibilities - Own end-to-end schematic-to-layout design for high-speed analog and mixed-signal circuits. - Perform floor planning, bump and pad-ring design, and ESD implementation at the chip level. - Collaborate with SoC, circuit, and digital design teams for layout integration and signoff. - Ensure layouts meet all DRC, LVS, ERC, EM/IR and reliability standards. - Handle layout matching, shielding, and parasitic optimization for high-speed performance. - Support simulation correlation and assist in debugging layout-related circuit issues. - Work independently, taking full ownership of assigned IPs and layout deliverables. The ideal candidate should have a strong understanding of chip-level layout planning, bump design, ESD implementation, and parasitic optimization, along with a basic understanding of circuit simulation. You'll work closely with SoC, circuit, and digital design teams, contributing as an individual contributor in a fast-paced, global environment. Skills Required Hands-on experience with TSMC 5nm, Cadence Virtuoso, Calibre/PVS Strong background in high-speed analog IPs Expertise in floorplanning, ESD, bump planning, shielding, and matching Excellent communication and ability to coordinate with global teams
-
Analog Engineer- Layout
4 days ago
India Best NanoTech Full timeAbout the CompanyWe are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise...
-
Analog Engineer- Layout
2 days ago
India Best NanoTech Full timeAbout the Company We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise...
-
Analog Engineer- Layout
2 days ago
India Best NanoTech Full timeAbout the Company We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise...
-
Analog Engineer- Layout
2 days ago
India Best NanoTech Full timeWe are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise in chip-level...
-
Senior Analog Layout Engineer
3 weeks ago
India Best NanoTech Full timeExperience: 8+ Years Location: Remote / India (must support USA/Canada time zone) Travel: Willing to travel to the U.S. for project release (as required)Role Overview:We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor,...
-
Senior Analog Layout Engineer
3 weeks ago
India Best NanoTech Full timeExperience: 8+ Years Location: Remote / India (must support USA/Canada time zone) Travel: Willing to travel to the U.S. for project release (as required) Role Overview: We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor,...
-
India Best NanoTech Full timeSenior Physical Design Engineers – High-Speed SoC/IP (TSMC 5nm)Remote (India) | Work Hours: USA/Canada Time Zone | Willing to Travel to the U.S. (US Visa beneficial)Experience -8+ YearsWe’re looking for Physical Design Engineers (8+ years) to join our high-speed SoC/IP development team in TSMC 5nm. The role involves full-chip floorplanning, placement,...
-
India Best NanoTech Full timeSenior Physical Design Engineers – High-Speed SoC/IP (TSMC 5nm) Remote (India) | Work Hours: USA/Canada Time Zone | Willing to Travel to the U.S. (US Visa beneficial) Experience -8+ Years We’re looking for Physical Design Engineers (8+ years) to join our high-speed SoC/IP development team in TSMC 5nm. The role involves full-chip floorplanning, placement,...
-
Analog Layout Design Engineer
3 weeks ago
Bengaluru, India Altera Full timeJob Description Job Description - As an Analog Layout Design Engineer, you will play a key role in the development and implementation of complex analog and mixed-signal circuit layouts. You'll lead multiple layout blocks, leveraging advanced process technologies to meet demanding performance, reliability, and integration goals. Key Responsibilities - Designs...
-
Analog Layout Engineer
3 weeks ago
india ACL Digital Full time🚀 We’re Hiring: Analog Layout Engineer | ACL Digital Location: [Specify Location – Bangalore]Experience: 6–10 yearsNotice period - 15 daysIndustry: Semiconductor / Analog & Mixed-Signal DesignKey ResponsibilitiesDevelop and prepare multi-dimensional layouts and detailed drawings of semiconductor devices from schematics and related geometry provided...
