
Formal Verification Engineer, TPU, Google Cloud
2 days ago
Job Description Minimum qualifications: - Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience. - 1 years of experience with verification methodologies and languages (e.g., Universal Verification Methodology, SystemVerilog). - Experience developing and maintaining verification testbenches, test cases, and test environments. - Experience working on main interconnects, Direct Memory Access (DMA), controllers, power management, and capturing design specifications in a temporal assertion language (e.g., System Verilog Assertions (SVA) or Property Specification Language (PSL)). Preferred qualifications: - Master's degree or PhD in Electrical Engineering or Computer Science. - Experience working with one or more formal verification tools (e.g., JasperGold, VC Formal, Questa Formal, or 360-DV). - Experience with scripting languages (e.g. Python). - Knowledge of formal verification algorithms. About The Job Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. In this role, you will perform formal verification of design properties of ASIC designs. You will collaborate with design and verification engineers to define properties that capture the design intent of a logic block and constraints on its input stimulus. You will also help define and improve design and verification methodologies that allow you to achieve formal verification closure. Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible. Responsibilities - Plan the formal verification strategy and create the properties and constraints for digital design blocks. - Utilize formal property verification tools combined with formal verification closure techniques to verify properties. - Resolve difficult to verify properties. Contribute improvements to methodologies to enhance formal verification results. - Architect and implement reusable formal verification components. Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .
-
Bengaluru, India Google Full timeJob Description Minimum qualifications: - Bachelor's degree in Electrical Engineering or equivalent practical experience. - 8 years of experience in Verification, verifying digital logic at RTL level using SystemVerilog or Specman/E for Field Programmable Gate Arrays (FPGAs) or ASICs. - Experience in verification and debug of IP/subsystem/SoCs in the...
-
Bengaluru, Karnataka, India Google Full time US$ 1,50,000 - US$ 2,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience. 4 years of experience with verification methodology such as Universal verification methodology (UVM).2 years of experience in the verification of IP designs such as IP, SoC, vector CPUs, etc.Experience with SystemVerilog, SVA, and functional...
-
Senior Design Verification Engineer, TPU, Cloud
2 weeks ago
Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience.8 years of experience in Verification, verifying digital logic at RTL level using SystemVerilog or Specman/E for Field Programmable Gate Arrays (FPGAs) or ASICs.Experience in verification and debug of IP/subsystem/SoCs in the Networking domain such as packet...
-
Bengaluru, Karnataka, India Google Full time ₹ 15,00,000 - ₹ 28,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience.4 years of experience with verification methodology such as Universal verification methodology (UVM).2 years of experience in the verification of IP designs such as IP, SoC, vector CPUs, etc.Experience with SystemVerilog, SVA, and functional...
-
Senior Design Verification Engineer, TPU, Cloud
3 weeks ago
Bengaluru, India Google Full timeMinimum qualifications: Bachelor's degree in Electrical Engineering or equivalent practical experience. 8 years of experience in Verification, verifying digital logic at RTL level using SystemVerilog or Specman/E for Field Programmable Gate Arrays (FPGAs) or ASICs. Experience in verification and debug of IP/subsystem/SoCs in the Networking domain such as...
-
Bengaluru, India Google Full timeJob Description Minimum qualifications: - Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. - 3 years of experience with functional tests for silicon validation (e.g., C, C++ or Python) or developing embedded software. - Experience in silicon bring up, functional...
-
Silicon Design Verification Engineer, Cloud
3 weeks ago
Bengaluru, India Google Full timeMinimum qualifications: Bachelor's degree in Electrical Engineering or equivalent practical experience. 1 year of experience with verification methodology such as Universal verification methodology (UVM). 1 year of experience in the verification of IP designs such as IP, SoC, vector CPUs, etc. Experience with SystemVerilog, SVA, and functional coverage. ...
-
Silicon Design Verification Engineer, Cloud
6 days ago
Bengaluru, Karnataka, India Google Full time ₹ 20,00,000 - ₹ 25,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience.1 year of experience with verification methodology such as Universal verification methodology (UVM).1 year of experience in the verification of IP designs such as IP, SoC, vector CPUs, etc.Experience with SystemVerilog, SVA, and functional coverage.Preferred...
-
Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience.4 years of experience in Verification, verifying digital logic at RTL level using SystemVerilog or Specman/E for Field Programmable Gate Arrays (FPGAs) or ASICs.Experience in verification and debug of IP/subsystem/SoCs in the Networking domain such as packet...
-
Bengaluru, India Google Full timeJob Description Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mumbai, Maharashtra, India; Bengaluru, Karnataka, India; Gurugram, Haryana, India.Minimum qualifications: - Bachelor's degree in Business Administration, Economics or Computer Science, or equivalent practical...