Lead Design Engineer

4 weeks ago


Bengaluru, Karnataka, India Cadence Design Systems Full time
Job Description

Job description

- The responsibility primarily entails performing pre and post silicon Physical Layer Electrical Validation on Cadences High Speed SERDES IP.

Activities include

- Designing the hardware and software infrastructure required to enable validation (Test PCBs, Controlling FPGA platforms, Labview/Python automation)
- Implementing test suites for rigorously testing the compliance of the IP to Physical Layer Electrical specifications
- Debugging Silicon issues and generating high quality test reports for customers

Minimum Qualifications:

- BE/BTECH/ME/MTECH Equivalent Degree
- 3-4 years (with Btech) or 1-2 years (with Mtech) of experience in Post-Silicon Physical Layer Electrical Validation
- Physical Layer electrical validation experience on AT LEAST ONE High speed SERDES protocol like PCIe, USB, DP, Ethernet, SRIO, JESD204, DDRIO
- Hands on Experience in using lab equipment such as Oscilloscopes, Network Analyzers, Bit Error Rate Testers (BERT)

Preferred Qualifications:

- Candidates are expected to be passionate about analog and digital electronic circuit design aspects as we'll as signal processing related aspects
- 1-2 years of experience in FPGA Design, PCB schematic and layout design & Prototyping is a plus
- Pre-Silicon IP/SoC Physical Layer Electrical Validation experience related to board bring-up & Debug
- Familiarity with RTL coding for FPGA, Labview, Python, C/C++, TCL

Role:Hardware Architect

Industry Type:IT Services & Consulting

Department:Engineering - Hardware & Networks

Employment Type:Full Time, Permanent

Role Category:Hardware

Education

UG:Any Graduate

PG:Any Postgraduate

Key Skills

AutomationC++AerospaceUSBAnalogSOCSystem designLabviewAutomotivePython
  • Lead Design Engineer

    4 weeks ago


    Bengaluru, Karnataka, India Cadence Design Systems Full time

    Job DescriptionJob description- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.- 4+ years of Design Verification experience with SV/UVM- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.- Design Verification...

  • Lead Design Engineer

    4 weeks ago


    Bengaluru, Karnataka, India Cadence Design Systems Full time

    Job DescriptionJob descriptionAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Position Description:- IP Integration and release Engineer forSSG IP Release engineeringteam.- Position is based inBangalore.- The role would include IP integration, verification, and release of the IP solution of Cadence...


  • Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...


  • Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    - BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.- 5+ years of Design Verification experience with SV/UVM- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.- Design Verification experience verifying complex...


  • Bengaluru, Karnataka, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification (PCIE) Engineers / Leads / Managers.Experience: 5+ to 15 Years.Location: BengaluruJob Description:# Lead So C Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches,...


  • Bengaluru, Karnataka, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification (PCIE) Engineers / Leads / Managers.Experience: 5+ to 15 Years.Location: Visakhapatnam.Job Description:# Lead So C Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans,...


  • Bengaluru, Karnataka, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification (PCIE) Engineers / Leads / Managers. Experience: 5+ to 15 Years. Location: Bengaluru Job Description: # Lead So C Design Verification efforts for complex projects, ensuring successful execution of verification plans.# Develop and implement comprehensive verification strategies, including test plans,...


  • Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...

  • Lead Design Engineer

    4 weeks ago


    Bengaluru, Karnataka, India Cadence Design Systems Full time

    Job Description- The Cadence SerDes IP team is looking to hire outstanding Analog Layout engineers on cutting edge FinFET technologies- You don t want to miss this opportunity if you are passionate about working on High Speed Analog and Mixed-Signal SerDes IP for Tier-1 customers.- Hands on layout experience in various analog IP like Opamps, Bandgaps,...

  • Lead Design Engineer

    4 weeks ago


    Bengaluru, Karnataka, India Cadence Design Systems Full time

    Job DescriptionJob descriptionAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.As a core member of the PHY Design team, your responsibilities will span across various aspects for the ASIC frontend flow, which includes RTL development, RTL integration, maintain the timing constraint, Synthesis,...