
Principal Engineer, Asic Rtl Development Engineering
2 days ago
Company Description Sandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today s needs and tomorrow s next big ideas With a rich history of groundbreaking innovations in Flash and advanced memory technologies our solutions have become the beating heart of the digital world we re living in and that we have the power to shape Sandisk meets people and businesses at the intersection of their aspirations and the moment enabling them to keep moving and pushing possibility forward We do this through the balance of our powerhouse manufacturing capabilities and our industry-leading portfolio of products that are recognized globally for innovation performance and quality Sandisk has two facilities recognized by the World Economic Forum as part of the Global Lighthouse Network for advanced 4IR innovations These facilities were also recognized as Sustainability Lighthouses for breakthroughs in efficient operations With our global reach we ensure the global supply chain has access to the Flash memory it needs to keep our world moving forward About the Role We are seeking a highly experienced and motivated Principal Engineer specialising in SoC RTL Design for System-on-Chip SoC solutions As a key technical skill you will drive the SoC Architecture Design and integration of complex digital systems collaborating with cross-functional teams to deliver next-generation semiconductor products Key Responsibilities Define and review SoC architecture and design specifications Develop high-quality RTL which is synthesizable using Verilog SystemVerilog Ensure robust design methodologies including lint CDC RDC and FC-Elab Drive Cross-Functional Collaboration Partner with SoC Design Verification Validation DFT Physical Design Mixed-Signal IP Foundry Hardware Firmware and Test Engineering Mentor and Inspire Provide technical leadership and mentorship to engineering teams fostering a culture of innovation accountability and continuous improvement Technical Excellence Drive integration and debug efforts for subsystem and full-chip level Analyse design trade-offs and guide design optimisations for area performance and power Contribute to IP selection evaluation and integration in SoC designs Communicate with Impact Deliver clear concise and transparent project updates to stakeholders ensuring alignment across all levels Qualifications Required Skills Experience Bachelor s or Master s degree in Electrical Electronic Engineering or related field 10 years of experience in digital design with a focus on RTL design for complex SoCs Deep expertise in Verilog SystemVerilog Strong understanding of SoC architecture AMBA protocols AXI AHB APB interconnects and peripherals for debug Experience with synthesis static timing analysis and DFT concepts Hands-on with EDA tools simulation lint CDC synthesis formal verification Proven track record of leading technical teams and delivering successful silicon Excellent analytical problem-solving and communication skills Passion for innovation and delivering high-quality scalable solutions Preferred Expertise Experience with high-speed interfaces PCIe LPDDR5 High Speed Memories etc Expertise in low-power design techniques and high-speed interfaces Familiarity with scripting languages Perl Python TCL for design automation Participation in silicon bring-up and post-silicon validation Additional Information Sandisk thrives on the power and potential of diversity As a global company we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within We believe the fusion of various perspectives results in the best outcomes for our employees our company our customers and the world around us We are committed to an inclusive environment where every individual can thrive through a sense of belonging respect and contribution Sandisk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process Please contact us at to advise us of your accommodation request In your email please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying
-
Rtl engineer/ rtl lead and above
4 days ago
Bangalore, India Tessolve Full timeOpportunity With Tessolve Semiconductor- Bangalore Hi All, we are hiring RTL design engineer and design verification engineer for Bangalore location. Exp: 5+ yr exp Skills: RTL ASIC, CDC, Lint, Synthesis, Spyglass We are hiring for RTL ASIC engineer 7f work experience in ASIC/IP Design. Experience in Logic design / RTL design Experience is IP design...
-
Asic rtl engineer
4 days ago
Bangalore, India Wipro Full timeSenior ASIC/So C RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols) Exp - 4 - 20 Location : Bengaluru, Hyderabad, Pune, Noida, Kochi Expertise in So C subsystem/IP design Expertise in IP design, Subsystem/Cluster and So C level integration using Verilog/System Verilog In depth knowledge on RTL quality checks (Lint,...
-
Asic design engineer
4 days ago
Bangalore, India ACL Digital Full timeASIC Design Engineer We are seeking a skilled ASIC Design Engineer with a solid background in digital design, RTL coding, and ASIC development. The ideal candidate will have extensive experience in designing, developing, and optimizing high-performance ASICs, with a strong focus on System Verilog or VHDL. This role will involve taking designs from concept...
-
Asic rtl design engineer
4 days ago
Bangalore, India 7hillsTS Full timeKey skills with hand on: ASIC, RTL Design, VLSI-SOC , AMBA, Lint, CDC, Synopsys Lint CDC/Verdi Xcellium/Synopsys DC. Experience: 5 - 25 years Work Location: Trivandrum, Bangalore, Hyderabad, Chennai, Pune Education: Engineering (excluding Mechanical/Civil) Detailed JD: IP RTL design targeted for SOC, Static checks, some basic protocols Expertise in...
-
Rtl design engineer
2 hours ago
Bangalore, India HCLTech Full timeSenior RTL Design Engineer (5+ years’ experience) Company: HCL Tech Job Summary: We are looking for a talented and experienced RTL Design Engineer to join our team and play a key role in the design and development of next-generation ASICs/So Cs. You will be responsible for all aspects of RTL design, from concept to RTL coding, verification, and...
-
ASIC RTL Engineer
1 week ago
Bangalore, India Wipro Full timeSenior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols) Exp - 4 - 20 Location :Bengaluru, Hyderabad, Pune, Noida, Kochi Expertise in SoC subsystem/IP design Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog In depth knowledge on RTL quality checks...
-
ASIC RTL Engineer
1 week ago
Bangalore, India Wipro Full timeSenior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols) Exp - 4 - 20 Location :Bengaluru, Hyderabad, Pune, Noida, Kochi Expertise in SoC subsystem/IP design Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog In depth knowledge on RTL quality checks...
-
ASIC RTL Engineer
1 week ago
bangalore, India Wipro Full timeSenior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols)Exp - 4 - 20Location :Bengaluru, Hyderabad, Pune, Noida, KochiExpertise in SoC subsystem/IP designExpertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System VerilogIn depth knowledge on RTL quality checks (Lint, CDC)Knowledge...
-
Senior rtl engineer
2 days ago
Bangalore, India HCLTech Full timeNote: Not accepting applications below 5 years at the moment Senior RTL Design Engineer (5+ years’ experience) Company: HCL Tech Location: Bangalore/Chennai/Hyderabad/Kochi/Noida Notice - 0-90 days Job Summary: We are looking for a talented and experienced RTL Design Engineer to join our team and play a key role in the design and development of...
-
RTL Engineer/ RTL Lead and above
9 hours ago
bangalore district, India Tessolve Full timeOpportunity With Tessolve Semiconductor- Bangalore Hi All, we are hiring RTL design engineer and design verification engineer for Bangalore location. Exp: 5+ yr exp Skills: RTL ASIC, CDC, Lint, Synthesis, Spyglass We are hiring for RTL ASIC engineer 7f work experience in ASIC/IP Design. Experience in Logic design / RTL design Experience is IP design...