Dft Design Architect
2 weeks ago
Work with Logic and Analog Architects to define HAS (High Level Architecture Spec) and MAS (Micro-Architecture Spec).
- Defining DFT solutions for standard industry IP features (TAP, Boundary Scan, mbist, Scan etc.) and custom logic solutions to support debug and coverage of analog building blocks.
- Working with multiple disciplines (Logic, Validation, Circuits, Structural Design, HVM) to define and debug DFT solutions to meet IP and SOC needs.
- Contributing to specifications at multiple levels, including the HAS (High Level Architecture Spec) and MAS (Micro-Architecture Spec)
- Implementing DFT features in RTL/System Verilog
- Working with pre-Silicon Validation team to ensure full validation of DFT features
- Working with Structural Design team to synthesize and close timings for DFT features.
- Working with Post-Si PDE to enable DFT features, assist in debug, and drive definition of tests to address yield issues. DFT design Architect will exhibit following traits
- Excellent verbal and written communication and collaboration skills. E
- Strong communication and collaboration skills, including a willingness to work with others, and the ability to tolerate ambiguity and highly complex decision environments.
- Willingness to work with diverse teams and influence cross-functional teams.
- Lead by example, technical passion and attention to detail.
**Qualifications**:
- Experience with Industry Standard DFX IP features/specifications (TAP, Boundary Scan, mbist, Scan etc.)
- Experience with logic QA tools (Lint, CDC, Spyglass)
- Experience with PHY IP design, verification, and SOC Integration on multiple products
- Experience with structural design flows including Synthesis, Floor planning, and Speed path analysis
- Experience with enabling and debugging Post-Silicon content for HVM Preferred Skills and Experience
- Experience with analog and IO design concepts
- Experience with Mixed Signal Validation
- Experience with High Volume Manufacturing requirements and Test development
- Familiarity with DDR/LPDDR technologies
**Inside this Business Group**:
The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products. As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth.
**Posting Statement**:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
**Benefits**:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.
**Working Model**:
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. **In certain circumstances the work model may change to accommodate business needs.**
JobType
Hybrid
-
Dft Design Architect
2 days ago
Bengaluru, Karnataka, India INTEL Full timeWork with Logic and Analog Architects to define HAS (High Level Architecture Spec) and MAS (Micro-Architecture Spec). Defining DFT solutions for standard industry IP features (TAP, Boundary Scan, mbist, Scan etc.) and custom logic solutions to support debug and coverage of analog building blocks. Working with multiple disciplines (Logic, Validation,...
-
Dft
4 days ago
Bengaluru, Karnataka, India IBM Full timeIntroduction As a Hardware Developer at IBM, you’ll get to work on the systems that are driving the quantum revolution and the AI era. Join an elite team of engineering professionals who enable IBM customers to make better decisions quicker on the most trusted hardware platform in today’s market. Your Role and Responsibilities We are seeking highly...
-
Senior DFT Engineer
2 weeks ago
Bengaluru, India Eximietas Design Full timeWe are seeking a skilled Design for Test (DFT) Engineer to join our dynamic team. The DFT Engineer will play a crucial role in ensuring the testability and manufacturability of our integrated circuits (ICs). The successful candidate will collaborate closely with the design, verification, and test teams to develop and implement DFT techniques that optimize...
-
Dft
4 days ago
Bengaluru, Karnataka, India Cientra Techsolution Full timeDFT: 3 TO 10 YEARS - 3+ years of experience in developing and supporting design for test (DFT) structures. - Determine design for test approaches and develops DFT architecture. Design and verify DFT structures for memories (MBIST), digital and analog circuitry. - Performs scan synthesis. Creates, simulates and verifies automatic generated test patterns...
-
Senior DFT/DFX Engineer
2 weeks ago
Bengaluru, India Eximietas Design Full timeWe are seeking a skilled Design for Test (DFT) Engineer to join our dynamic team. The DFT Engineer will play a crucial role in ensuring the testability and manufacturability of our integrated circuits (ICs). The successful candidate will collaborate closely with the design, verification, and test teams to develop and implement DFT techniques that optimize...
-
Senior DFT/DFX Engineer
2 weeks ago
Bengaluru, India Eximietas Design Full timeWe are seeking a skilled Design for Test (DFT) Engineer to join our dynamic team. The DFT Engineer will play a crucial role in ensuring the testability and manufacturability of our integrated circuits (ICs). The successful candidate will collaborate closely with the design, verification, and test teams to develop and implement DFT techniques that optimize...
-
Dft
3 days ago
Bengaluru, Karnataka, India IBM Full timeIntroduction As a Hardware Developer at IBM, you’ll get to work on the systems that are driving the quantum revolution and the AI era. Join an elite team of engineering professionals who enable IBM customers to make better decisions quicker on the most trusted hardware platform in today’s market. Your Role and Responsibilities We are seeking highly...
-
DFT Engineer
2 days ago
Bengaluru, Karnataka, India Synapse Design Inc. Full timeSynapse Design ( A Quest Global Company ) is looking for DFT Engineer for Bangalore locationLocation:: Bengaluru,KA DFT insertion expertise w/ Siemens Tessent Hierarchical scan, ATPG, Tessent MBIST, IO tests. DFT Experience Overall - 9 years experience with at least 3 years of ATE silicon debug experience. If interested please share your resume at With...
-
Principal Design Engineer(DFT)
2 months ago
Bengaluru, India Cadence Design Systems Full timeResponsibilities:· Complete DFT ownership of projects including:· Test architecture definition.· Identifying and implementing RTL changes for DFT.· Performing scan insertion.· Developing timing constraints for test mode timing closure.· Scan and ATPG for different fault models.· Boundary scan, ACJTAG, IEEE 1500 implementation and verification.·...
-
Principal Design Engineer(DFT)
2 months ago
Bengaluru, India Cadence Design Systems Full timeResponsibilities:· Complete DFT ownership of projects including:· Test architecture definition.· Identifying and implementing RTL changes for DFT.· Performing scan insertion.· Developing timing constraints for test mode timing closure.· Scan and ATPG for different fault models.· Boundary scan, ACJTAG, IEEE 1500 implementation and verification.·...
-
Principal Design Engineer(DFT)
2 days ago
Bengaluru, Karnataka, India Cadence Design Systems Full timeResponsibilities: · Complete DFT ownership of projects including: · Test architecture definition. · Identifying and implementing RTL changes for DFT. · Performing scan insertion. · Developing timing constraints for test mode timing closure. · Scan and ATPG for different fault models. · Boundary scan, ACJTAG, IEEE 1500 implementation and verification....
-
Principal Design Engineer(DFT)
2 weeks ago
Bengaluru, India Cadence Design Systems Full timeResponsibilities:· Complete DFT ownership of projects including:· Test architecture definition.· Identifying and implementing RTL changes for DFT.· Performing scan insertion.· Developing timing constraints for test mode timing closure.· Scan and ATPG for different fault models.· Boundary scan, ACJTAG, IEEE 1500 implementation and verification.·...
-
Principal Design Engineer(DFT)
2 months ago
Bengaluru, India Cadence Design Systems Full timeResponsibilities: · Complete DFT ownership of projects including: · Test architecture definition. · Identifying and implementing RTL changes for DFT. · Performing scan insertion. · Developing timing constraints for test mode timing closure. · Scan and ATPG for different fault models. · Boundary scan, ACJTAG, IEEE 1500 implementation and verification....
-
Principal Design Engineer(DFT)
2 weeks ago
Bengaluru, India Cadence Design Systems Full timeResponsibilities: · Complete DFT ownership of projects including: · Test architecture definition. · Identifying and implementing RTL changes for DFT. · Performing scan insertion. · Developing timing constraints for test mode timing closure. · Scan and ATPG for different fault models. · Boundary scan, ACJTAG, IEEE 1500 implementation and verification....
-
Principal Design Engineer(DFT)
2 weeks ago
Bengaluru, India Cadence Design Systems Full timeResponsibilities:· Complete DFT ownership of projects including:· Test architecture definition.· Identifying and implementing RTL changes for DFT.· Performing scan insertion.· Developing timing constraints for test mode timing closure.· Scan and ATPG for different fault models.· Boundary scan, ACJTAG, IEEE 1500 implementation and verification.·...
-
DFT Engineer
1 month ago
Bengaluru, India Synapse Design Inc. Full timeSynapse Design ( A Quest Global Company ) is looking for DFT Engineer for Bangalore location. Location:: Bengaluru,KADFT insertion expertise w/ Siemens Tessent Hierarchical scan, ATPG, Tessent MBIST, IO tests. DFT Experience Overall 7 - 9 years experience with at least 3 years of ATE silicon debug experience. If interested please share your resume at...
-
DFT Engineer
1 month ago
Bengaluru, India Synapse Design Inc. Full timeSynapse Design ( A Quest Global Company ) is looking for DFT Engineer for Bangalore location. Location:: Bengaluru,KADFT insertion expertise w/ Siemens Tessent Hierarchical scan, ATPG, Tessent MBIST, IO tests. DFT Experience Overall 7 - 9 years experience with at least 3 years of ATE silicon debug experience. If interested please share your resume at...
-
DFT Design Engineer
2 days ago
Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full timePOSITION TITLE:Senior EngineerDFT LOCATION: Hyderabad/Bangalore/Pune/Ahmedabad/Noida ROLE & RESPONSIBILITIES · Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP Tests and Pattern validation w/wo Timing, DFT mode timing Analysis and sign off. · Be responsible for a comprehensive DFT plan ·...
-
Bengaluru, Karnataka, India Marutee Design and Engineering Full timeStatic Timing Analysis( STA) - Constraint development - work with RTL team on clock constraint and timing exception. Reading through 3 party IP datasheet and work on timing constraint. - Partition budgeting - push down from FC level STA and fine tune. - Timing Model build and checklist for all the mode/corner. - FC timing convergence include intra and inter...
-
DFT Design Engineer
2 days ago
Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full timePOSITION TITLE:Senior EngineerDFTLOCATION: Hyderabad/Bangalore/Pune/Ahmedabad/NoidaROLE & RESPONSIBILITIES· Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP Tests and Pattern validation w/wo Timing, DFT mode timing Analysis and sign off.· Be responsible for a comprehensive DFT plan· Incumbent...
