
Design Verification Engineer
4 weeks ago
This role involves ownership of verification strategy, planning, and execution in pre-silicon environments using industry-leading tools and methodologies.
Key Responsibilities: Develop and execute detailed verification plans for IP blocks, subsystems, or So Cs.
Design and build System Verilog/UVM-based testbenches, scoreboards, monitors, and drivers.
Write and maintain directed and constrained-random test cases.
Perform GLS (Gate-Level Simulation) with SDF back-annotation, reset validation, scan chain checking, and X-propagation analysis.
Verify processor cores or custom pipelines, including cache/memory subsystems, MMUs, and coherency.
Validate high-speed protocols (e.g., PCIe Gen4/Gen5, USB 3.x, DDR3/4/5, LPDDR, CXL).
Debug RTL and testbench issues using waveforms, logs, and assertions.
Collaborate with RTL, DFT, STA, firmware, and post-silicon teams to drive quality and coverage closure.
Analyze functional/code/line/branch/coverage metrics and drive closure.
Automate regressions and result analysis using scripting languages (Python, Perl, Shell, Tcl).
Contribute to methodology improvements, tool evaluation, and reusable IP verification components.
Required Skills & Qualifications: B.
E./B.
Tech or M.
E./M.
Tech in Electronics, Electrical, or Computer Engineering.5–15 years of experience in ASIC/IP/So C/Processor Design Verification.
Expertise in System Verilog, UVM, and constrained-random verification.
Hands-on experience with simulation tools: VCS, Xcelium, Questa, Verdi, etc.
Proven track record in any one or more of the following: Processor/Microarchitecture Verification (pipelines, instruction decode, coherency, etc.)High-speed Protocol Verification (PCIe, DDR, USB, Ethernet, CXL, etc.)GLS Verification (Zero-delay and SDF annotated simulations, scan chain checks, X-handling)Strong debugging skills and understanding of design specs and verification architecture.
Proficient in scripting (Python, Perl, Shell, or Tcl) for test automation.
Familiar with DFT/scan concepts, low power (UPF), and assertion-based verification (SVA).
Good to Have: Experience in ARM-based So Cs or RISC-V CPU verification.
Exposure to formal verification, LEC, or static verification tools.
Knowledge of post-silicon validation, FPGA prototyping, or emulation.
Experience leading small teams or mentoring junior engineers.
Apply Now Send your updated resume to: manjula.patil@tessolve.com Subject Line: Senior DV Engineer – IP/So C/Processor/GLS – (Your Name) Learn more: www.tessolve.com
-
Verification Lead Design Engineer
3 days ago
Bengaluru, Karnataka, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...
-
Verification Lead Design Engineer
4 weeks ago
Bengaluru, Karnataka, India Cadence System Design and Analysis Full time- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.- 5+ years of Design Verification experience with SV/UVM- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.- Design Verification experience verifying complex...
-
Senior Design Verification Lead
3 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Engineers / Leads / Managers.Experience: 5+ to 15 Years.Location: BengaluruJob Description:# Lead So C Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches,...
-
Senior Design Verification Lead
3 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Engineers / Leads / Managers.Experience: 5+ to 15 Years.Location: Visakhapatnam.Job Description:# Lead So C Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans,...
-
Verification Lead Design Engineer
1 week ago
Bengaluru, Karnataka, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...
-
Senior Design Verification Lead
4 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Engineers / Leads / Managers. Experience: 5+ to 15 Years. Location: Bengaluru Job Description: # Lead So C Design Verification efforts for complex projects, ensuring successful execution of verification plans.# Develop and implement comprehensive verification strategies, including test plans,...
-
Senior Design Verification Lead
4 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Engineers / Leads / Managers. Experience: 5+ to 15 Years. Location: Bengaluru Job Description: # Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans. # Develop and implement comprehensive verification strategies, including test plans,...
-
Senior Design Verification Lead
3 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE)Experience - 5-15 Yrs.Location - Bengaluru.Job Description:Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans.Develop and implement comprehensive verification strategies, including test plans, testbenches, and coverage analysis, for...
-
Senior Design Verification Lead
3 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Leads / ManagersExperience: 10+ Years.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches, and coverage analysis, for both...
-
Senior Design Verification Lead
4 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Leads / ManagersExperience: 10+ Years.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches, and coverage analysis, for both...