FPGA RTL Design Engineer

7 days ago


Delhi, India Centaurus Technologies and Systems Private Limited Full time
Job Summary
We are seeking a talented
FPGA RTL Design Engineer
to design, implement, and verify digital logic using VHDL/Verilog for FPGA-based systems. The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, synthesis, implementation, and lab validation. You’ll work closely with system architects, hardware, and embedded software teams to deliver high-performance and reliable FPGA solutions.
Responsibilities:
Design and implement digital logic using HDLs (VHDL, Verilog)
Develop optimized RTL code for complex FPGA designs, including high speed interfaces, data paths, and control logic.
Perform functional simulation and timing analysis to validate design correctness.
Synthesize and implement FPGA designs using tools like Xilinx Vivado, Intel Quartus, Lattice Diamond, Actel Libero IDE.
Integrate IP cores and develop custom IPs for specific functionality.
Conduct hardware debugging and validation in the lab using logic analyzers, oscilloscopes, and JTAG tools.
Collaborate with PCB designers to define FPGA pin assignments and interface requirements Document design specifications, test plans, and results for internal reviews and compliance.
Participate in design reviews, code reviews, and continuous improvement processes.
Qualifications:
Bachelor’s degree in Electronics / Electrical Engineering.
2+ years of experience in FPGA design and RTL coding.
Strong proficiency in Digital design, RTL coding in VHDL, Verilog.
Experience with FPGA design tools (Vivado, Quartus etc.).
Familiarity with timing closure, floor planning, and constraint management.
Strong proficiency in simulation tools, testbenches, and hardware debugging.
Good understanding of digital logic, finite state machines, bus protocols
Knowledge of SoC FPGA platforms (e.g., Zynq, Stratix 10 SoC).
Strong problem-solving and communication skills
  • FPGA Engineer Intern

    2 weeks ago


    Delhi, India Chiptip Technology Full time

    Job Title: FPGA Engineer InternLocation: Remote (Global Team) Our lean team is distributed across the SF Bay Area, Tokyo, Singapore, Auckland, and Colombo. While this is a remote position, we offer access to a workspace in Palo Alto, CA, for those in the area.Employment Type: Paid Internship (Part-time)About Chiptip TechnologyChiptip Technology is an agile,...


  • Delhi, India Chiptip Technology Full time

    Job Title: FPGA Engineer InternLocation: Remote (Global Team) Our lean team is distributed across the SF Bay Area, Tokyo, Singapore, Auckland, and Colombo. While this is a remote position, we offer access to a workspace in Palo Alto, CA, for those in the area.Employment Type: Paid Internship (Part-time)About Chiptip TechnologyChiptip Technology is an agile,...


  • Delhi, India Chiptip Technology Full time

    Job Title:FPGA Engineer InternLocation:Remote (Global Team) Our lean team is distributed across the SF Bay Area, Tokyo, Singapore, Auckland, and Colombo. While this is a remote position, we offer access to a workspace in Palo Alto, CA, for those in the area.Employment Type:Paid Internship (Part-time)About Chiptip TechnologyChiptip Technology is an agile,...

  • RTL Design Engineer

    18 hours ago


    Delhi, Delhi, India TrueSilicon Technologies Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Company OverviewTrueSilicon delivers high-performance, scalable Silicon IP solutions designed with precision, efficiency, and flexibility. Our IP blocks seamlessly integrate into applications such as AI, IoT, automotive, and edge computing. Committed to reliability and cost-effectiveness, our solutions streamline your development process and reduce time to...

  • RTL Design Engineer

    2 weeks ago


    Delhi, India TrueSilicon Technologies Full time

    Company Overview TrueSilicon delivers high-performance, scalable Silicon IP solutions designed with precision, efficiency, and flexibility. Our IP blocks seamlessly integrate into applications such as AI, IoT, automotive, and edge computing. Committed to reliability and cost-effectiveness, our solutions streamline your development process and reduce time to...


  • Delhi, India LevelUP HCS Full time

    FPGA/ Embedded Software Engineer - Consulting InterviewerAre you an FPGA & Embedded Software Engineer ready for a career pivot? If you're passionate about people, conversations, and evaluating technical talent—this is your chance to move into the frontline of recruitment.We’re looking for someone with a strong technical foundation (FPGA, embedded...


  • Delhi, India ACL Digital Full time

    Exciting Opportunities: Design Verification Engineers We are hiring experienced DV engineers for multiple challenging roles in Power, DSP Subsystem, and Debug Subsystem Verification . If you are passionate about RTL verification, SoC/IP-level DV, and cutting-edge semiconductor projects, these opportunities are for you! JD 1: End-to-End Power...

  • Design Engineer

    7 days ago


    Delhi, India Kresta Softech Private Limited Full time

    Job Title: RTL Design EngineerLocation: BengaluruJob description:• Experience with micro architecture design and system design.• Experience in Logic design with Verilog, SV• Experience in static checks Spyglass Lint, CDC, RDC• Experience in SoC Integration , Responsible for IPs Integration and core release• RTL signoff tools, upf/low power signoff...

  • Apply Now! SOC RTL

    1 week ago


    Delhi, India Qualcomm Full time

    As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,...


  • Delhi, India eInfochips (An Arrow Company) Full time

    eInfochips (An Arrow Company) Hiring Physical Design Engineer Experience - 3+ Years Location- Noida > Job description is as below: * Block level Physical Design Implementation from RTL to GDSII or Netlist to GDSII, * Block level Physical Signoff, * Block level Timing Signoff and ECO generation. * Block level Power signoff. * Good skill on Automation...